|  |  |  |  |
| --- | --- | --- | --- |
| Project Name | **Sirius** | ECO # | SIR-243 |
| Version No. | **Rev. A** |  |  |
| Requesting Engineer | Jinfeng.Huang | Request Date | 20170824 |
| Approve Manager | Song Pan | Request Date |  |
| Problem to be fixed | 1. **Bug/Issue description:**   USBSS device memory read wrong without rd signal.   1. **Impact if this ECO is not implemented:**   This memory is used as endpoint buffers, the USBSS dma may not read data when needed if not implement, the behavior is not correct. | | |
| Affected Parts | 1. **Affected IP(s)**   TypeC.   1. **Affected Partition(s)**   SUB 3.   1. **Current status of affected Partitions(s)  (Placement, Pre-CTS, Post-CTS, Post-Route, STA, etc)**   **STA** | | |
| Fix Solution | **Describe briefly how to solve the problem.**   1. .reproduce the input signal ME of memory related to rd signal; 2. .the rd signal was deleted after synthesis because it has no loading, so reproduce the rd signal in netlist according to RTL logic. | | |
| Change Description | 1. **Change method (manual ECO fix on netlist or partial Re-synthesis):**   Manual ECO fix @SUB 3.   1. **Change effort :** 2. **Connection change or Logic fix:** 3. ME signal of memory reproduce; 4. reproduce signal rd. 5. **How many DFFs or combinational cells will be added or affected in this ECO?**   Add 3 DFFs , 25 combinational cells.     1. **Does it have interface change on IP top level? If yes, please describe it in detail**     No.   1. **Change Schematics:**   Refer to file SUB\_3\_TypeC\_usbdev\_mem\_rd.vsd.   1. **Others (for analog macros):** | | |
| IP interface change |  | | |
| File to be changed | usbss\_dev\_mem\_top.v | | |
| Change Impacts | 1. **Impacts on scan chain :**   NO.   1. **Impacts on timing critical path:**   NO.   1. **Impacts on IP size and/or floorplan:**   NO. | | |
| Verification status | Done. | | |