

1

2

3

4

A

A

B


B

C

C

D

D



note, make sure to buy 1.8 V version

Title 1.8VRegulator

RE: Arturo di Girolamo

Size: A3

Date: 9/4/2021


A

1

2

3

4



Add more capacitors

Title +24V Regulator
RE: Arturo di Girolamo
Date: 9/4/2021

A

A

B


B

C

C

D

D



Title 2.5VADC Regulator

RE: Arturo di Girolamo Size: A3

Date: 9/4/2021

A
4

1

2

3

4

A

A

B


B

C

C

D

D



Title 3.3 Regulator	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	


A

1

2

3

4




1

2

3

4

Stage A
2nd order
Low-Pass
Sallen Key



A

A

B




B

C


C

D


D



Title <i>5kHz Sine Gen LPF</i>	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	



A



Title 5kHz AD630 LPF	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	

A

1

2

3

4

A

A

B


B

C

C

D

D



Title	5V Digital regulator
RE:	Arturo di Girolamo
Date:	9/4/2021

Size: A3

A

1

2

3

4

A

A

B


B

C

C

D

D



Title -5V Digital Regulator	
-----------------------------	--

RE: Arturo di Girolamo	Size: A3
------------------------	----------

Date: 9/4/2021

A

1

2

3

4

A

A

B


B

C

C

D

D



Title *5V Battery Regulator*

RE: Arturo di Girolamo Size: A3

Date: 9/4/2021

A
4

1

2

3

4

1

2

3

4

A

A

B


B

C

C

D

D



Title -5V Battery Regulator	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	

A

1

2

3

4






1

2

3

4

Stage A
2nd order
Low-Pass
Sallen Key



Title **LFAD630 LPF**

RE: Arturo di Girolamo Size: A3

Date: 9/4/2021

A

1

2

3

4

MAY ADD LC FILTER HERE AFTER TESTS WITH THE ONES ORDERED

Resistance Values will change with output rails

Output Voltage

The output voltage is determined by two external resistors, R1 and R2 (see Figure 1). The exact formula for the output voltage is:

$$V_{OUT} = V_{REF} \left(1 + \frac{R2}{R1} \right) + I_{ADJ}(R2)$$

Where: V_{REF} = Reference Voltage, I_{ADJ} = Adjustment Pin Current. In most applications, the second term is small enough to be ignored, typically about 0.5% of V_{OUT} . In more critical applications, the exact formula should be used, with I_{ADJ} equal to 65 μ A. Solving for R2 yields:

$$R2 = \frac{V_{OUT} - V_{REF}}{\frac{V_{REF}}{R1} - I_{ADJ}}$$


Title 7419 CH

RE - Attivo di Giacomo

RE: Arturo d

Size: A3

A



Title: ADC		
RE: Arturo di Girolamo		Size: A3
Date: 9/4/2021		

A
4

1

2

3

4

A

A

B


B

C

C

D

D



Title: <i>ADC Reference</i>
RE: Arturo di Girolamo
Date: 9/4/2021

Size: A3

A

1

2

3

4

1

2

3

4

A

A

B

B


C

C


D

D

GAIN SET



Decoupling Capacitors



Title *Signal Path AMP*

RE: Arturo di Girolamo

Size: A3

Date: 9/4/2021

A

1

2

3

4

A

A

B


B

C

C

D

D



Title <i>Battery Charging</i>	
-------------------------------	--

RE: Arturo di Girolamo	Size: A3
------------------------	----------

Date: 9/4/2021

A

A

B

C


D

A



B

C

D



Decoupling Capacitors



Title ADC BUFFER	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	

A

A

A

B


B

C

C


D

D



DC SHIFT

Decoupling Capacitors

Title *Signal Path DC Shift*

RE: Arturo di Girolamo Size: A3

Date: 9/4/2021

A
4

A

A

B


B

C

C



D

D



DC SHIFT

Decoupling Capacitors


Title *Digital DC Shift*

RE: Arturo di Girolamo

Size: A3

Date: 9/4/2021


A




A

A

Gain Set Resistor



Decoupling Capacitors



Title: INA STAGE		
RE: Arturo di Girolamo		Size: A3
Date: 9/4/2021		

A
4

1

2

3

4

A

A

B


B

C

C

D

D



Title <i>High Current Relay</i>	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	

A

1

2

3

4

1

2

3

4

A

B

C



D

A

B

C

D



Title DDS	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	

A

A

A

B


B

C

C

D

D



Title: DDS INA	Size: A3
RE: Arturo di Girolamo	
Date: 9/4/2021	

A


1

2



3

4

Stage A
2nd order
Low-Pass
Sallen Key



Decoupling Capacitors



A

A

B



B

C

C

D

D



Title **4TH ORDER LOWPASS**

RE: Arturo di Girolamo | Size: A3

Date: 9/4/2021

A
4

1

2

3

4


1

2


3

4


A




Unused OPAMP Configured as buffer to rest mid-supply





B



C



Decoupling Capacitors



Title ADC LPF

RE: Arturo di Girolamo

Size: A3

Date: 9/4/2021

A

1

2

3

4





A

B

C




D

A



layout note: caps underneath stm32

S1	MPI
S2	SHIELD
S3	SHIELD
S4	SHIELD
S5	SHIELD
S6	SHIELD
S7	SHIELD
S8	SHIELD
S9	SHIELD
S10	SHIELD
S11	SHIELD
S12	SHIELD
S13	SHIELD
S14	SHIELD
S15	SHIELD
S16	SHIELD
S17	SHIELD
S18	SHIELD
S19	SHIELD
S20	SHIELD
S21	SHIELD
S22	SHIELD
S23	SHIELD
S24	SHIELD
S25	SHIELD
S26	SHIELD
S27	SHIELD
S28	SHIELD
S29	SHIELD
S30	SHIELD
S31	SHIELD
S32	SHIELD
S33	SHIELD
S34	SHIELD
S35	SHIELD
S36	SHIELD
S37	SHIELD
S38	SHIELD
S39	SHIELD
S40	SHIELD
S41	SHIELD
S42	SHIELD
S43	SHIELD
S44	SHIELD
S45	SHIELD
S46	SHIELD
S47	SHIELD



Title: MCU
RE: Arturo di Girolamo
Size: A3
Date: 9/4/2021

A

A

B

C

D

1

2


3

4


A

M3 Mounting Hole
P10M3 Mounting Hole
P11

M3 Mounting Hole

M3 Mounting Hole
P24

M3 Mounting Hole


M3 Mounting Hole
P25

M3 Mounting Hole

B

M3 Mounting Hole
P8

M3 Mounting Hole

M3 Mounting Hole
P9

M3 Mounting Hole

M3 Mounting Hole
P27

M3 Mounting Hole

C

D

Title *Mechanical*

RE: Arturo di Girolamo

Size: A3

Date: 9/4/2021

A
4

1

2

3

4

A

A

B


B

C



C

D

D



Decoupling Capacitors



Title *AD630 Mixer*

RE: Arturo di Girolamo

Size: A3

Date: 9/4/2021

A

1

2

3

4

A

A

B

B


C

C

D



D

POWER ASSY TOP LAYER



NOTE: VERIFY THAT PINS 1 AND 2 MAKE SENSE

POWER ASSY BOT LAYER



Title <i>Power Input PCB</i>	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	


A
4

1

2

3

4



Title *uBlox Radio*

RE: Arturo di Girolamo

Date: 9/4/2021

1

2

3

4

A

A

B


B

C

C

D

D



Title <i>Low Current Relay</i>	
--------------------------------	--

RE: Arturo di Girolamo	Size: A3
------------------------	----------

Date: 9/4/2021

A
4

1

2

3

4

A

A

B

B

C

C

D

D

MPS SYSTEM COMPLETE ASSY


DRAWN A. DIGIROLAMO

MINNEAPOLIS, MN


Title TITLE SHEET	
RE: Arturo di Girolamo	Size: A3
Date: 9/4/2021	

A


ANALOG ASSEMBLY




BATTERY REGULATION



ADC REGULATION




MAIN ASSEMBLY



RIBBON BRIDGE

DIGITAL SECTION

INPUT ASSY



A

Title: TOP LEVEL
RE: Arturo di Girolamo
Date: 9/4/2021

1

2

3

4

A

A

B


B

C

C

D

D



Title 548 Voltage source	
--------------------------	--

RE: Arturo di Girolamo	Size: A3
------------------------	----------

Date: 9/4/2021

A
4

1

2

3

4

1

2

3


4

A

A

MAIN PCB

swap this for right angle



1

2

3


4

B

B

ANALOG PCB

*double check pin alignment with flex cable after layout
or just rotate right angle pi rads*



Title: *Ribbon Bridge*

RE: Arturo di Girolamo

Size: A3

Date: 9/4/2021

A