




HELLOFPGA. COM












版本信息标注在主板的丝印上

Please check the version information indicated on the silk-screen markings of the motherboard

Title				
	HELLOFPGA.COM			
Size	Document Number			Rev
С	<doc></doc>			<1.2
Date:	Monday September 16, 2024 Sheet 1	nf.	1	_








QSPI FLASH

CLK DI(IO0)


1 2 DO(IO1)

W25Q128JVSIQTR


EEPROM




PL CLK




TF CARD







PS CLK



LED



BOOT




BOOT


BOOT	s1	S2
JTAG		
QSPI	\bigcirc	
SD		\bigcirc


771						
Title	HELLOFPGA.COM					
Size B	Document Number <doc></doc>					Rev 1.2
Date:	Thursday, May 23, 2024	Sheet	1	of	1	•


HELLOFPGA. COM





HELLOFPGA. COM











UART

ZYNQ_TX L17
ZYNQ RX M17

KEY	æ	LED
KEY1		K21
KEY2		J20
LED1		P20
LED2		P21

EEPROM

SCL R20 SDA R21

HDMI

V1.0/V1.1/V1.2 V1.3 CLK**N22** N19 D0 M21 M21 D1 L21 L21 D2 J21 J21 SDA K20 SCL K19 RX_HPD_OUT L19

50M CLOCK
CLK M19

HELLOFPGA. COM

GigE phy

	_	_
ETH	TD0	E21
ETH	TD1	F21
ETH	TD2	F22
ETH	TD3	G20
ETH	TX_CTL	G22
ETH	TXC	D21
ETH	RD0	A22
ETH	RD1	A18
ETH	RD2	A19
ETH	RD3	B20
ETH	RX_CTL	A21
ETH	RXC	в19
ETH	MDIO	H22
ETH	MDC	G21
ETH	INT	н18

Smart ZYNQ SL board Pin Constraint Definition Reference

```
create clock -period 20 -name clk 50 [get ports clk 50]
set_property -dict (PACKAGE_PIN MT9 IOSTANDARD LVCMOS33) [get_ports clk_50]
set_property -dict (PACKAGE_PIN MT9 IOSTANDARD LVCMOS33) [get_ports uart_rxd]
set_property -dict (PACKAGE_PIN L17 IOSTANDARD LVCMOS33) [get_ports uart_rxd]
set_property -dict (PACKAGE_PIN L17 IOSTANDARD LVCMOS33) [get_ports uart_rxd]
set_property -dict (PACKAGE_PIN L17 IOSTANDARD LVCMOS33) [get_ports LED1]
set_property -dict (PACKAGE_PIN P20 IOSTANDARD LVCMOS33) [get_ports LED2]
set_property -dict (PACKAGE_PIN P20 IOSTANDARD LVCMOS33) [get_ports KEV1]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports KEV2]

set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports EEPROM_SCL]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports EEPROM_SCL]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports EEPROM_SCL]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports MD10 PHY mdc]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports MD10 PHY mdc]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports MD10 PHY mdc]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports MD10 PHY mdc]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports (RCMII_rd(1))]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports (RCMII_rd(2))]
set_property -dict (PACKAGE_PIN R20 IOSTANDARD LVCMOS33) [get_ports
```

```
# VER V1.0 / V1.1 V1.0 / V1.1 Q1 (get_ports (hdmid_p[2])]
set_property PACKAGE_PIN J21 (get_ports (hdmid_p[2])]
set_property PACKAGE_PIN L21 (get_ports (hdmid_p[1])]
set_property PACKAGE_PIN M21 (get_ports (hdmid_p[0]))]
set_property PACKAGE_PIN N22 (get_ports (hdmid_p[0]))]
set_property PACKAGE_PIN N22 (get_ports hdmid_n[0])]

# VER V1.3 V1.3
# HDMI (DVI) outputs
set_property PACKAGE_PIN J21 (get_ports (hdmid_n[0]))]
set_property PACKAGE_PIN L21 (get_ports (hdmid_n[0]))]
set_property PACKAGE_PIN M21 (get_ports (hdmid_n[0]))]
set_property PACKAGE_PIN M21 (get_ports hdmid_n[0])]
set_property PACKAGE_PIN M21 (get_ports hdmid_n[0])]
set_property -dict (PACKAGE_PIN K20 IOSTANDARD IJVCMOS33) (get_ports HDMI_SDA)
set_property -dict (PACKAGE_PIN K19 IOSTANDARD IJVCMOS33) (get_ports HDMI_SCL)
set_property -dict (PACKAGE_PIN K19 IOSTANDARD IJVCMOS33) (get_ports HDMI_SCL)
set_property -dict (PACKAGE_PIN K19 IOSTANDARD IJVCMOS33) (get_ports HDMI_SCL)
```

HELLOFPGA. COM

```
## J5 on board (BANK35 V3V3)
     ** 50 bill board (EARNS) 5000 |

# Set voltage level for banks35 (match with jumper setting on board)

set property IOSTANDARD LVCMOS33 [get_ports {J5[*]}]
     set property PACKAGE PIN H19 [get ports {J5[0]}];
set property PACKAGE PIN H20 [get ports {J5[1]}];
    set_property PACKAGE PIN E18 [get_ports {J5[2]}];
set_property PACKAGE PIN F18 [get_ports {J5[3]}];
                                                                                                                                                                                                                                                                                    #IO_B35_LN5
  set_property PACKAGE_PIN F17 [get_ports {J5[4]}];
set_property PACKAGE_PIN G17 [get_ports {J5[5]}];
  set property PACKAGE PIN C17 [get ports {J5[6]}];
set property PACKAGE PIN C18 [get ports {J5[7]}];
                                                                                                                                                                                                                                                                                 #IO_B35_LP11
#IO_B35_LN11
 set property PACKAGE PIN G19 [get ports {J5[8]}];
set property PACKAGE PIN F19 [get ports {J5[9]}];
                                                                                                                                                                                                                                                                                 #IO_B35_LP20
#JIO_B35_LN20
    set property PACKAGE PIN E20 [get ports [J5[10]]]; #IO B35 LN21 set property PACKAGE PIN E19 [get ports [J5[11]]]; #IO B35 LP21
  set_property PACKAGE PIN D22 [get_ports {J5[12]}];
set_property PACKAGE PIN C22 [get_ports {J5[13]}];
                                                                                                                                                                                                                                                                               #IO_B35_LP16
#IO_B35_LN16
 set_property PACKAGE_PIN B22 [get_ports [35[14]]]; #10 B35 LMI
set_property PACKAGE_PIN B22 [get_ports [35[15]]]; #10 B35 LMI
set_property PACKAGE_PIN B17 [get_ports [35[16]]]; #10 B35 LMI
set_property PACKAGE_PIN B17 [get_ports [35[16]]]; #10 B35 LMS
set_property PACKAGE_PIN B16 [get_ports [35[17]]]; #10 B35 LMS
  set property PACKAGE PIN A17 [get ports {J5[18]}]; #IO B35 LN9 set property PACKAGE PIN A16 [get ports {J5[19]}]; #IO B35 LP9
set property PALKAGE FIN Alo [get ports (Jo[19])]; #10 B35 LP14 set property PALKAGE FIN D20 [get ports (J5[20])]; #10 B35 LP14 set property PALKAGE FIN C20 [get ports (J5[21])]; #10 B35 LP14 set property PALKAGE FIN B15 [get ports (J5[21])]; #10 B35 LP14 set property PALKAGE FIN B15 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports (J5[23])]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports J5[23]]]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports J5[23]]]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports J5[23]]]; #10 B35 LP14 set property PALKAGE FIN D17 [get ports J5[23]]]]
set property PACKAGE PIN D17 [get ports [J5[24]]]; #10 B35 IN2
set property PACKAGE PIN D16 [get ports [J5[25]]]; #10 B35 IN2
set property PACKAGE PIN D16 [get ports [J5[26]]]; #10 B35 IN3
set property PACKAGE PIN D18 [get ports [J5[27]]]; #10 B35 IN3
set property PACKAGE PIN D18 [get ports [J5[27]]]; #10 B35 IN3
set property PACKAGE PIN D18 [get ports [J5[28]]]; #10 B35 IN1
set property PACKAGE PIN E16 [get ports [J5[30]]]; #10 B35 IN1
set property PACKAGE PIN E16 [get ports [J5[30]]]; #10 B35 IN1
set property PACKAGE PIN G16 [get ports [J5[31]]]; #10 B35 IN4
set property PACKAGE PIN G16 [get ports [J5[33]]]; #10 B35 IN4
set property PACKAGE PIN G16 [get ports [J5[33]]]; #10 B35 IN4
  ## J6 on board (BANK33 VADJ)
       # Set voltage level for banks 33 (match with jumper setting on board)
     set_property IOSTANDARD LVCMOS33 [get_ports {J6[*]}]
set_property PACKAGE_PIN U22 [get_ports {J6[0]}];
    set property PACKAGE PIN T22 [get ports {J6[1]}];
set property PACKAGE PIN W22 [get ports {J6[2]}];
                                                                                                                                                                                                                                                                                 #J6/2 = IO B33 LP2
    set property PACKAGE PIN V22 [get_ports {J6[3]}];
set property PACKAGE PIN V21 [get_ports {J6[4]}];
                                                                                                                                                                                                                                                                                 #J6/4 = IO B33 LP3
    set property PACKAGE PIN Y20 [get ports [J6[5]]];
set property PACKAGE PIN AB22 [get ports [J6[6]]];
set property PACKAGE PIN AA22 [get ports [J6[7]]];
                                                                                                                                                                                                                                                                                 #J6/6 = IO B33 LP9
                                                                                                                                                                                                                                                                                 #J6/7 = IO_B33_LN7
#J6/8 = IO_B33_LP7
    set_property PACKAGE PIN AB21 [get_ports {J6[8]}];
set_property PACKAGE PIN AA21 [get_ports {J6[9]}];
                                                                                                                                                                                                                                                                                 #J6/9 = IO_B33_LN8
#J6/10 = IO_B33_LP8
 set property PACKAGE PIN ABJ2 [get ports (J6[91]); #J5/10 = 10 B33 LP10 set property PACKAGE PIN ABJ2 [get ports (J6[10])]; #J5/11 = 10 B33 LP10 set property PACKAGE PIN ABJ2 [get ports (J6[11])]; #J5/12 = 10 B33 LP10 set property PACKAGE PIN ABJ2 [get ports (J6[12])]; #J5/13 = 10 B33 LN10 set property PACKAGE PIN AJB2 [get ports (J6[13])]; #J5/14 = 10 B33 LP11 set property PACKAGE PIN ABJ2 [get ports (J6[13])]; #J5/15 = 10 B33 LP11 set property PACKAGE PIN ABJ2 [get ports (J6[15])]; #J5/16 = 10 B33 LP12 set property PACKAGE PIN ABJ2 [get ports (J6[15])]; #J5/16 = 10 B33 LP12 set property PACKAGE PIN AJB3 [get ports (J6[17])]; #J5/18 = 10 B33 LP12 set property PACKAGE PIN AJB3 [get ports (J6[17])]; #J5/18 = 10 B33 LN12
    set property PACKAGE PIN AB14 [get ports {J6[18]}]; #J6/19 = IO B33 LP24 set property PACKAGE PIN AB15 [get ports {J6[19]}]; #J6/20 = IO B33 LN24
    set property PACKAGE PIN Y13 [get ports [J6[20]]]; #J6/21 = IO B33 LP2:
set property PACKAGE PIN AA13 [get ports [J6[21]]]; #J6/22 = IO B33 LN2:
  set_property PACKAGE_PIN V13 [get_ports [d6[23]]]; #J6/23 = 10 B33 LM20 set_property PACKAGE_PIN V13 [get_ports [d6[23]]]; #J6/24 = 10 B33 LM20 set_property PACKAGE_PIN W18 [get_ports [d6[23]]]; #J6/24 = 10 B33 LM20 set_property PACKAGE_PIN W18 [get_ports [d6[25]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]]; #J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]] *J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]] *J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]] *J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]] *J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]]] *J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [get_ports [d6[25]]] *J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [g6[25]]] *J6/26 = 10 B33 LM20 set_property PACKAGE_PIN W17 [g6
    set property PACKAGE PIN AA17 [get ports {J6[26]}]; #J6/27 = IO B33 LP17 set property PACKAGE PIN AB17 [get ports {J6[27]}]; #J6/28 = IO B33 LN17
    set property PACKAGE PIN W16 [get ports [d6[28]]]; #406/29 = 10 B33 LN14 set property PACKAGE PIN W16 [get ports [d6[28]]]; #406/39 = 10 B33 LP14 set property PACKAGE PIN Y14 [get ports [d6[29]]]; #406/30 = 10 B33 LN14 set property PACKAGE PIN Y14 [get ports [d6[31]]]; #406/31 = 10 B33 LN22 set property PACKAGE PIN A14 [get ports [d6[31]]]; #406/32 = 10 B33 LN22 set property PACKAGE PIN V15 [get ports [d6[31]]]; #406/33 = 10 B33 LN22 set property PACKAGE PIN V15 [get ports [d6[33]]]; #406/34 = 10 B33 LP19
```

Title	HELLOFPGA.COM					
Size B	Document Number <doc></doc>					Rev 1
Date:	Monday, September 16, 2024	Sheet	1	of	1	
