SYSTEM VERILOG TESTBENCH EXAMPLE



SystemVerilog Testbench Example 2

Example of a SystemVerilog testbench using OOP concepts like inheritance, polymorphism to build a functional testbench for a simple design.

Design

This Verilog module named "switch" is designed to handle two sets of address and data pairs based on a specified condition. Here's a brief explanation of the design:

- Parameters:

- `ADDR WIDTH`: Specifies the width of the address bus.
- `DATA WIDTH`: Specifies the width of the data bus.
- `ADDR_DIV`: Represents a dividing value for determining the condition.

- Inputs:

- `clk`: Clock input.
- `rstn`: Active-low asynchronous reset.
- 'vld': Valid signal indicating a valid input condition.
- `addr`: Address input.
- `data`: Data input.

- Outputs:

- `addr a`: Address output for condition met.
- `data_a`: Data output for condition met.
- `addr b`: Address output for condition not met.
- `data b`: Data output for condition not met.

- Behavior:

- On the positive edge of the clock ('posedge clk'), the module processes the input data.
- During a reset condition ('!rstn'), all outputs are set to zero.
- If the valid signal ('vld') is active, the module checks whether the address is within the specified range ('0' to 'ADDR_DIV').
- If true, it assigns the input address and data to `addr_a` and `data_a`, respectively. `addr_b` and `data_b` are set to zero.
- If false, it assigns the input address and data to `addr_b` and `data_b`, respectively. `addr_a` and `data_a` are set to zero.

This design effectively separates input data into two sets based on the condition specified by the dividing value `ADDR_DIV`. The outputs `addr_a`, `data_a`, `addr_b`, and `data_b` represent the results of this conditional separation.

```
module switch #
  parameter ADDR WIDTH = 8,
  parameter DATA WIDTH = 16,
  parameter ADDR DIV = 8'h3F
)
  input clk,
  input rstn,
  input vld,
  input [ADDR WIDTH-1:0] addr,
  input [DATA WIDTH-1:0] data,
  output reg [ADDR WIDTH-1:0] addr a,
  output reg [DATA WIDTH-1:0] data a,
  output reg [ADDR WIDTH-1:0] addr b,
  output reg [DATA WIDTH-1:0] data b
);
  always @(posedge clk) begin
    if (!rstn) begin
      addr a <= 0;
      data a <= 0;
      addr b \leq 0;
      data b <= 0;
    end
    else begin
      if (vld) begin
        if (addr >= 0 && addr <= ADDR DIV) begin</pre>
          addr a <= addr;</pre>
          data a <= data;
          addr b <= 0;
          data b <= 0;
        end
        else begin
          addr a <= 0;
          data a <= 0;
          addr b <= addr;
          data b <= data;
        end
      end
    end
  end
endmodule
```

Interface

```
// Design interface used to monitor activity and capture/drive
// transactions
interface switch_if (
   input bit clk
);
  logic rstn;
  logic vld;
  logic [7:0] addr;
  logic [15:0] data;
  logic [7:0] addr_a;
  logic [15:0] data_a;
  logic [7:0] addr_b;
  logic [15:0] data_b;
endinterface
```

Transaction Object

```
// This is the base transaction object that will be used
// in the environment to initiate new transactions and
// capture transactions at DUT interface
class switch item;
  rand bit [7:0] addr;
  rand bit [15:0] data;
 bit [7:0] addr a;
 bit [15:0] data a;
 bit [7:0] addr b;
 bit [15:0] data b;
  // This function allows us to print contents of the data
  // packet so that it is easier to track in a logfile
  function void print(string tag = "");
    $display("T=%0t %s addr=0x%0h data=0x%0h addr a=0x%0h data a=0x%0h
addr b=0x%0h data_b=0x%0h",
             $time, tag, addr, data, addr a, data a, addr b, data b);
  endfunction
endclass
```

endtask endclass

```
// The generator class is used to generate a random
// number of transactions with random addresses and data
// that can be driven to the design
class generator;
  mailbox drv mbx;
  event drv done;
  int num = 20;
  task run();
    for (int i = 0; i < num; i++) begin
      switch item item = new;
      item.randomize();
      $display("T=%0t [Generator] Loop:%0d/%0d create next item", $time, i +
1, num);
      drv mbx.put(item);
      @(drv done);
    end
    $display("T=%0t [Generator] Done generation of %0d items", $time, num);
  endtask
endclass
Driver
// The driver is responsible for driving transactions to the DUT
// All it does is to get a transaction from the mailbox if it is
// available and drive it out into the DUT interface.
class driver;
  virtual switch if vif;
  event drv done;
  mailbox drv mbx;
  task run();
    $display("T=%Ot [Driver] starting ...", $time);
    @(posedge vif.clk);
    // Try to get a new transaction every time and then assign
    // packet contents to the interface. But do this only if the
    // design is ready to accept new transactions
    forever begin
      switch item item;
      $display("T=%0t [Driver] waiting for item ...", $time);
      drv mbx.get(item);
      item.print("Driver");
      vif.vld <= 1;</pre>
      vif.addr <= item.addr;</pre>
      vif.data <= item.data;</pre>
      // When transfer is over, raise the done event
      @(posedge vif.clk);
      vif.vld <= 0;</pre>
      ->drv done;
    end
```

```
// The monitor has a virtual interface handle with which
// it can monitor the events happening on the interface.
// It sees new transactions and then captures information
// into a packet and sends it to the scoreboard
// using another mailbox.
class monitor;
  virtual switch if vif;
  mailbox scb mbx;
  semaphore sema4;
  function new();
    sema4 = new(1);
  endfunction
  task run();
    $display("T=%0t [Monitor] starting ...", $time);
    // To get a pipeline effect of transfers, fork two threads
    // where each thread uses a semaphore for the address phase
      sample port("Thread0");
      sample port("Thread1");
    join
  endtask
  task sample port(string tag = "");
    // This task monitors the interface for a complete
    // transaction and pushes into the mailbox when the
    // transaction is complete
    forever begin
      @(posedge vif.clk);
      if (vif.rstn && vif.vld) begin
        switch item item = new;
        sema4.get();
        item.addr = vif.addr;
        item.data = vif.data;
        $display("T=%0t [Monitor] %s First part over", $time, tag);
        @(posedge vif.clk);
        sema4.put();
        item.addr a = vif.addr a;
        item.data a = vif.data a;
        item.addr b = vif.addr b;
        item.data b = vif.data_b;
        $display("T=%0t [Monitor] %s Second part over", $time, tag);
        scb mbx.put(item);
        item.print({"Monitor ", tag});
      end
    end
  endtask
endclass
```

```
// The environment is a container object simply to hold
// all verification components together. This environment can
// then be reused later and all components in it would be
// automatically connected and available for use
class env;
  driver d0;
                       // Driver handle
                      // Monitor handle
  monitor m0;
                      // Generator Handle
  generator g0;
                      // Scoreboard handle
  scoreboard s0;
                      // Connect GEN -> DRV
  mailbox drv mbx;
 mailbox scb_mbx;
                      // Connect MON -> SCB
                       // Indicates when driver is done
  event drv done;
  virtual switch if vif; // Virtual interface handle
  function new();
    d0 = new;
   m0 = new;
   q0 = new;
   s0 = new;
    drv mbx = new();
    scb mbx = new();
    d0.drv mbx = drv mbx;
    g0.drv mbx = drv mbx;
   m0.scb mbx = scb mbx;
    s0.scb mbx = scb mbx;
    d0.drv done = drv done;
    g0.drv done = drv done;
  endfunction
  virtual task run();
    d0.vif = vif;
   m0.vif = vif;
    fork
      d0.run();
     m0.run();
      g0.run();
      s0.run();
    join any
  endtask
endclass
```

```
// The scoreboard is responsible to check data integrity. Since
// the design routes packets based on an address range, the
// scoreboard checks that the packet's address is within valid
// range.
class scoreboard;
  mailbox scb mbx;
  task run();
    forever begin
      switch item item;
      scb mbx.get(item);
      if (item.addr inside {[0:'h3f]}) begin
        if (item.addr a != item.addr || item.data a != item.data)
          $display("T=%0t [Scoreboard] ERROR! Mismatch addr=0x%0h data=0x%0h
addr a=0x%0h data a=0x%0h", $time, item.addr, item.data, item.addr a,
item.data a);
        else
          $display("T=%0t [Scoreboard] PASS! Mismatch addr=0x%0h data=0x%0h
addr a=0x%0h data a=0x%0h", $time, item.addr, item.data, item.addr a,
item.data a);
      end
      else begin
        if (item.addr b != item.addr || item.data b != item.data)
          $display("T=%0t [Scoreboard] ERROR! Mismatch addr=0x%0h data=0x%0h
addr b=0x%0h data b=0x%0h", $time, item.addr, item.data, item.addr b,
item.data b);
        else
          $display("T=%0t [Scoreboard] PASS! Mismatch addr=0x%0h data=0x%0h
addr b=0x%0h data b=0x%0h", $time, item.addr, item.data, item.addr b,
item.data b);
      end
    end
  endtask
endclass
```

```
// Test class instantiates the environment and starts it.
class test;
  env e0;

function new();
   e0 = new;
  endfunction

task run();
   e0.run();
  endtask
endclass
```

Testbench TOP

```
// Top level testbench module to instantiate design, interface
// start clocks and run the test
module tb;
  reg clk;
  always #10 clk =~clk;
  switch if if(clk);
  switch u0(
    .clk(clk),
    .rstn( if.rstn),
    .addr(if.addr),
    .data(_if.data),
    .vld(_{if.vld}),
    .addr_a(_if.addr_a),
    .data a (if.data a),
    .addr b( if.addr b),
    .data b( if.data b)
  );
  test t0;
  initial begin
    {clk, if.rstn} <= 0;
    // Apply reset and start stimulus
    #20 if.rstn <= 1;
    t0 = \overline{\text{new}};
    t0.e0.vif = if;
    t0.run();
    // Because multiple components and clock are running
    // in the background, we need to call $finish explicitly
    #50 $finish;
  end
  // System tasks to dump VCD waveform file
  initial begin
    $dumpvars;
    $dumpfile("dump.vcd");
  end
endmodule
```