

TWO STAGE RC COUPLEDAMPLIFIERAIM:

To design, set up and study a two-stage RC coupled CE amplifier using BJT.

COMPONENTS REQUIRED:

Transistor, capacitors, resistors, breadboard, signal generator, dc power source, multimeter and CRO.

THEORY:

Multistage amplifiers are used in cascade to improve parameters such as voltage gain, current gain, input resistance and output resistance etc. for example common emitter stages can be cascaded to increase the voltage gain. A two-stage amplifier provides an overall voltage gain of  $A_1 A_2$  where  $A_1$  and  $A_2$  are the gains of first and second stages respectively. Since each stage provides a phase inversion, the final output signal is in phase with the input signal.

The input resistance of the second stage is in parallel with  $R_{C1}$  of the first stage. The voltage gain of the first stage is

$$A_1 = \frac{R_{C1} \parallel R_{i2}}{r_e + R_E} \quad \text{where } R_{i2} \text{ is the input resistance of}$$

the second stage.

$$R_{i2} = R_{i1} \parallel R_{22} \parallel (1 + \beta R_E) r_e$$



Date: / /

The ac voltage gain of the second stage is

$$A_2 = \frac{R_{C2} \parallel R_L}{r_e}$$

Care must be taken while selecting  $A_1$  and  $A_2$ . If  $A_1$  is large, the input to the second stage will become too high. This may put out the transistor of the second stage from active region. For example, if we need an overall voltage gain of 100, select  $A_1 = 4$  and  $A_2 = 25$ . The gain of the first stage can be controlled by a negative feedback in series with the emitter. This is achieved by unbypassed resistor  $R_e$ .

#### DESIGN:

output requirements : Midband voltage gain of the amplifier = 100  
 selection of transistor : Select transistor BC107 because it has the more than the required voltage gain.

Assume the gains  $A_1 = 4$  and  $A_2 = 25$  since  $A = A_1 A_2$  and  $A_1$  should be a lower value to avoid high input voltage to second stage. High input to second stage will lead to clipping of output waveform.

DC biasing conditions :

$$V_{CC} = 12V \quad I_C = 2mA$$

$$V_{RC} = 40\% \text{ of } V_{CC} = 4.8V$$

$$V_{RE} = 10\% \text{ of } V_{CC} = 1.2V$$

$$V_{CE} = 50\% \text{ of } V_{CC} = 6V$$

Design of  $R_{C1}$  and  $R_{C2}$  :

Take  $R_{C1} = R_{C2} = R_C$

$$V_{RC} = I_C \times R_C = 4.8V$$

$$R_C = 2.4k \text{ Use } 2.2k \text{ std}$$

Design of  $R_E$  :

$$V_{RE} = I_E \times R_E$$

$R_E$  of first stage is split into  $R_E + R_{E'}$

Because  $I_E \approx I_C$

$$V_{RE} = I_C \times R_E = 1.2V$$

from this we get,

$$R_E = 600\Omega \text{ select } 680\Omega \text{ (std)}$$

Design of voltage divider  $R_1$  and  $R_2$  :

Take  $R_{11} = R_{12} = R_1$  and  $R_{21} = R_{22} = R_2$

from the data sheet of BC107 we get  $R_{FE \text{ min}} = 100$

$$I_B = \frac{I_C}{\beta_{FE}} = \frac{2mA}{100}$$

$$= 20\mu A$$

Assume the current through  $R_1 = 10\mu A$  and that through  $R_2 = 9\mu A$  for the stability of potential divider bias current.

$$V_{R2} = V_{BE} + V_{RE}$$

$$V_{R2} = V_{BE} + V_E = 0.6 + 1.2 = 1.8V$$

$$V_{R2} = 9I_B R_2 = 1.8V$$

$$R_2 = \frac{1.8}{9 \times 20 \times 10^{-6}}$$

$$= 10k$$



$$V_{R1} = V_{CC} - R_2 = 12 - 1.8 = 10.2 \text{ V}$$

$$V_{R1} = I_{D B R1} = 10.2 \text{ V}$$

$$R_1 = \frac{10.2}{10 \times 20 \times 10^{-6}} = 51 \text{ k} \quad \text{Select } 47 \text{ k}$$

Design of  $R_e$  and  $R_{e'}$ :

Gain of first stage is given by the expression

$$A_1 = \frac{R_c \parallel R_{in2}}{r_e + R_e} \quad \text{where } R_e = R_E - R_{e'}$$

$$R_{in2} = R_1 \parallel R_2 \parallel (1 + \beta r_e) = 1.1 \Omega$$

$$r_e = \frac{25 \text{ mV}}{I_E} = \frac{25 \text{ mV}}{2 \text{ mA}} = 12.5 \Omega \text{ at room temperature.}$$

Substituting the values of  $A_1$ ,  $R_c$ ,  $r_e$  and  $R_{in2}$  we get

$$R_e = 173 \Omega \quad \text{Use } 180 \Omega$$

$$R_{e'} = R_E - R_e = 680 - 180 = 500 \quad \text{Use } 470 \Omega$$

Design of  $R_L$ :

$$A_2 = (R_c \parallel R_L) / r_e = 25$$

Substituting values of  $A_2$ ,  $R_c$ ,  $r_e$  we get

$$R_L = 363 \Omega \quad \text{Use } 470 \Omega$$

Design of coupling capacitors  $C_{C1}$ ,  $C_{C2}$  and  $C_{C3}$ :

To permit the lowest frequency  $f_L$  (say  $100 \text{ Hz}$ )  $X_{C1}$  should be less than or equal to input resistance  $R_{in1}$ .

As a rule of thumb,

$$X_{C1} \leq R_{in1} / 10$$

$$\text{Here } R_{in} = R_1 \parallel R_2 \parallel (1 + \beta r_e) = 1.1 \text{ k}$$

$$X_{C1} \leq 110 \Omega$$



Date: / /

So  $C_{C1} \geq \frac{1}{2} \pi P_L \times 110 \geq 14 \mu F$  Use  $22 \mu F$  (std)

Take  $C_{C2} = C_{C3} = C_{C1} = 22 \mu F$  because the input impedance of second stage is approximately same to that of first stage.

### Design of bypass capacitor

To bypass the lowest frequency (say  $100 \text{ Hz}$ )  $X_{CE}$  should be less than or equal to resistance  $R_E$ .

$$X_{CE} \leq \frac{R_E}{10}$$

$$\text{Then } C_E \geq \frac{1}{2\pi \times 100 \times 68} = 23 \mu F \cdot \text{Use } 33 \mu F$$

### PROCEDURE:

- 1) Test all components using multimeter. Set up circuit and verify dc bias conditions.
- 2) Apply a  $100 \text{ mV}$  sinusoidal signal from the function generator to circuit input. Observe the input and output waveforms on the CRO screen simultaneously.
- 3) Keeping the input amplitude constant, vary the frequency from  $0.1 \text{ Hz}$  to  $1 \text{ MHz}$ . Measure the output amplitude corresponding to different frequencies and enter in table.
- 4) Plot the frequency response characteristics on the graph sheet with gain on y axis and  $f$  on x axis. Mark  $f_L$  and  $f_H$  corresponding to  $3 \text{ dB}$  down to the maximum gain.
- 5) Calculate bandwidth of amplifier using the expression  $BW = f_H - f_L$ .

Date: / /RESULT:

Designed two stage RC coupled amplifier using BJT and plotted the frequency response curve.

Lower cut-off frequency  $f_L = 170 \text{ Hz}$


Upper cut-off frequency  $f_H = 900 \times 10^3 \text{ Hz}$

$$\begin{aligned} \text{Bandwidth BW} &= f_H - f_L \\ &= 900 \times 10^3 - 170 \\ &= 899830 \text{ Hz} \\ &= \underline{\underline{899.83 \text{ kHz}}} \end{aligned}$$

~~27/7/22~~



CIRCUIT DIAGRAM:



## OBSERVATION:

$$V_i = 20\text{mVpp}$$

freq	$V_o$	$V_o/V_i$	$20\log(V_o/V_i)$	freq	$V_o$	$V_o/V_i$	$20\log(V_o/V_i)$
10 Hz	.680	34	30.69	9 kHz	2.3	115	41.214
50 Hz	0.980	49	33.803	10 kHz	2.3	115	41.214
100 Hz	1.14	57	35.117	100 kHz	2.3	115	41.214
200 Hz	1.8	90	39.085	200 kHz	2.3	115	41.214
300 Hz	1.98	99	39.913	300 kHz	2.3	115	41.214
400 Hz	2.2	110	40.828	400 kHz	2.24	112	40.984
500 Hz	2.3	115	41.214	500 kHz	2.10	105	40.924
700 Hz	2.3	115	41.214	600 kHz	1.98	99	39.913
900 Hz	2.3	115	41.214	700 kHz	1.88	94	39.462
1 kHz	2.3	115	41.214	800 kHz	1.74	87	38.790
2 kHz	2.3	115	41.214	900 kHz	1.62	81	38.1697
3 kHz	2.3	115	41.214	1 MHz	1.5	75	37.5012
4 kHz	2.3	115	41.214	2 MHz	1.1	55	34.807
5 kHz	2.3	115	41.214				
6 kHz	2.3	115	41.214				
7 kHz	2.3	115	41.214				
8 kHz	2.3	115	41.214				



# TWO STAGE RC COUPLED AMPLIFIER

frequency →  
SEMI-LOG PAPER (5 CYCLES x 100) IN

