Ect 301

LINEAR INTEGRATED CIRCUITS

Assignment

Name: Swathi Sunil.

Rou No: 47

Class: 64 ECE-B

Q: a) Explain the concept of current mirror in differential amplifies configuration

The current source used in differential amplifies is an integral pail of the circuit. I had These circuits make use of the fact that when I could the transistor operators in the active region, collector or

d current mirror. The circuit consists of two identical transisters Q1 R Q2,

with their basis and emitters connected. Hence the two transisters have same V_{BE} , $V_{BEI} = V_{BE2}$. The collector of QI is shorted to its base, so

VCB = 0. Hence it is a diode connected transliter.

when a current I_{c_1} is forced to pass through collecter of Q_1 , $V_{\rm BE}$ becomes high and since $V_{\rm CB}=0$, Q_1 operates in the active region. $^{\circ}$: $V_{\rm BE}_1=V_{\rm BE}_2$, Q_2 will also be in the active region, and $I_{C_1}=I_{C_2}$ thus current flowing through left part of the circuit products a missis image of the current in the right ride. The missis effect is valid only for large F.

b) Explain Wilson and Wildar current mirrors.

The Wilson current minor is designed to achieve much higher output resistance than the simple current

muson. Also the effect of B on output current is reduced.

At node b:

$$I_{E3} = I_{C2} + I_{B1} + I_{B2}$$

 $L_{B1} = I_{B2} = I_{B}$


$$\Rightarrow I_{E_3} = I_{C_2} + 2I_{B}$$

$$= I_{C_2} + 2I_{C_2}$$

$$\Rightarrow I_{E_3} = I_{C_2} \left(1 + \frac{2}{\beta} \right)$$

$$I_{c_3} = \alpha I_3 = \alpha \cdot I_{c_2} \left(1 + \frac{2}{\beta} \right)$$

$$\Rightarrow I_{c_8} = I_{c_2} \left(1 + \frac{2}{\beta} \right) \left(\frac{\beta}{1 + \beta} \right)$$



$$J_{c_0} = J_{c_0} \begin{bmatrix} \vdots \\ \vdots \\ \beta \end{pmatrix} \begin{pmatrix} \beta \\ \vdots \\ \beta \end{pmatrix} = J_{c_0} \begin{pmatrix} \beta + 1 \\ \beta + 2 \end{pmatrix}$$

At node a:
$$I_{ref} = I_{c_1} + I_{g_3}$$

$$I_{c_1} = I_{ref} - I_{g_3}$$

$$= I_{ref} - \frac{I_{c_3}}{\beta}$$

 \mathbb{Q}_1 \mathbb{Q}_2 form a current mirror, $I_{C_1} = I_{C_2}$.

Or equating:
$$\frac{I_{C_3}}{I_{C_3}} \left[\frac{1}{1+\frac{2}{\beta}} \left(\frac{\beta}{1+\beta} \right) \right] = I_{9xe} - \frac{I_{C_3}}{\beta}$$

$$= I_{C_3} - I_{xe} \left[1 - \frac{2}{\beta^2 + 2\beta + 2} \right]$$


Hence the output current In differs from Iref by a factor. 2/p2+ 2P+2 ise dependent.

For withour current mixon, output resistance will be: $P_0 = \frac{P}{I_{CS}} = \frac{V_A}{I_{CS}}$, i.e. it is P_A times larger than output resistance of simple current mixon circuit.

o saisin treces coppill

The basic current mirror has a limitation when ever we need a how In yalue current source, the value of the rusistance RI required is sufficiently high and cannot be fabricated up nomically.

In wilder current mirror, the current differs from basic wirent mirror only in the resistance RE, that is included in the emitter lead of Q2.



It can be seen that due to R_E , the base emitter voltage V_{BE_2} is less than V_{BE_1} I, is smaller than T_{C_1} .

$$J_{c_2} = \propto I_{\epsilon} e$$

$$\therefore J_{c_1} = (V_{\theta \epsilon_1} - V_{\theta \epsilon_2})/V_{\tau}$$

$$I_{c_2} = e$$

Taking natural togerithm on both sides
$$V_{BE_1} - V_{BE_2} = V_1 \ln \left(\frac{J_{C_1}}{J_{C_1}} \right) - 0$$

Applying KVL for emitter base loop
$$V_{BE_1} = V_{BE_2} + (I_{B_2} + I_{C_2})R_E$$

$$\Rightarrow V_{BE_1} - V_{BE_2} = \left(\frac{1}{B} + 1\right) \frac{1}{C_2} R_E$$

Applying KCL at collector point of Q₁ (node a)
$$I_{\text{rel}} = I_{\text{Cl}} + I_{\text{Bl}} + I_{\text{P2}} = I_{\text{Cl}} + \frac{I_{\text{Cl}}}{\beta} + \frac{I_{\text{Cl}}}{\beta}$$

$$= I_{\text{Cl}} \left(1 + \frac{I}{\beta} \right) + \frac{I_{\text{Cl}}}{\beta}$$

In case of wildow current source: Icy KLIG Hence Ic/p can be neglicted.

$$I_{set} \stackrel{!}{=} I_{C_1} \left(\begin{array}{ccc} 1 + 1 \\ \beta \end{array} \right)$$

$$I_{c_1} = \frac{\beta}{1 + \beta} I_{ret}. \quad \text{where } I_{ret} = \frac{\sqrt{c_c - \sqrt{\beta E}}}{2}$$

c) What are the advantages and limitations of Wilson and Wildar count miners?

: sacim bucus nostile!

Advantages: Wilson went mixes is less dependent of P, hence il is less dependent on transfetor parameters. provides a high of impedance which improves

the efficiency of wisen misson.

Limitations: Il has higher compliance voltage compared to

It water horse dass output.

Wildon current mixus:


Advantages: It incorporates an emitter degeneration resistor for only the of transistor, enabling the current source to generate low current using only moderate resistor values.

Limitations :- It is much less accurate

2) What is 555 times IC? Explain with pin diagram and functional diagram.

The 555 times IC is an integrated vicual used in a variety of times, delay, pulse generation and oscillator generations.

Derivatives provide two (556) or four (558) timing viruit in one package. The design was first used bipolar junction transitions.




- 1) Ground: Ground raferena voltage, low level (OV)
- 2) Trugger: The OUT pin goes high and a timming interval starts when this input falls below 1/2 of CTRL voltage Curtain is typically 1/3 Vcc). Out is high as long as the targer is low.

dre

- 3) OUT: The output is driver to approximately ITV below the or to GIN 4) RESET: A timing interval may be read by delving true input to GNI
- but the timing does not begin again until RESET rises above appx 0.7 V. Overedes TRIG which overeides thrushold.
- 5) CTRL: Provides "control" occass to the internal voltage divides (by default 2/3 Vcc).
- 6) THR: The timing (OUT high) inherval ends when the voltage at the thrushold is greater than that at CTRL (2/3 Vcc 1) CTRL is open,
- 7) DIG: Open collecter output which may discharge a capacitor between intervals. In phase with output.
- 8) Vcc: Positive supply voltage, which is usually between 3 2 15 V depending on the variation.

Functional Oiagram:



It would a vollage divides natural, two comparator, one SR Flip for, two transistors and an investor.

i) Nollage dividu naturax : Il consists of these resistors (5kg) that are connected in series between supply voltage and ground.

- 2) Comparator: 555 IC has two comparators; an Upper comparator (UC) and a Lower comparator (10). It compares the store inputs Mad are applied to it and produces are output.
- 3) SR Fup-flop: The SR flip flop operates with either positive clock transitions of negative clock transitions.

The outpute Q(1) and Q(1) are complement to each other.

Black table of SRTT: SR Q(1+1)

O O Q(1)

O I O

I O I

The FORM

Transister and Invester 3. 1565 times IC consists of one upon transister and one pop transister. The upon transister will be turned ON if its VBE is positive and greater than cut in voltage.

- The pop transister is used as buffer imorder to isolate the reset input from SR tupfop 2 opn transister.
- The invester used in functional diagram of 565 times IC not only performs the investing action but also amplifies the power level.