

R/W Memory (RAM)


Two types:-

→ SRAM (Static RAM)

→ DRAM (Dynamic RAM)

SRAM

→ A normal CMOS SRAM cell requires 6 transistors.




→ If a 1 is created in one side, then automatically, a 0 is generated at other side due to inverters.

→ If access transistors are off, then the cell holds the value.

→ During Read/Write operation, access transistors will be enabled & output/input will be available in bit lines.

6T CMOS SRAM cell



M1 & M2 → Inverter 1
M3 & M4 → Inverter 2
M5 & M6 → Access transistors.


Read operation

→ Assume that $Q=1$ & $\bar{Q}=0$

→ ^{Before} starting read operation, BL & \bar{BL} lines are precharged to V_{DD} .

→ As per Q & \bar{Q} values, $M1 = \text{on}$, $M2 = \text{off}$.
 $M4 = \text{on}$, $M3 = \text{off}$.

→ To initiate read operation, WL is made high thus turning on M5 & M6.



→ Since M5 & M1 are on, \overline{BL} will discharge through them. So voltage at \overline{BL} reduces.

→ Since $Q=1$ & $BL=1$, there is no current flow through M6. So BL voltage remains the same.

→ BL & \overline{BL} are given to a comparator.
Here, $BL > \overline{BL}$. So comparator gives output as 1, which is the value read from memory cell.

→ Instead, if ~~for~~ the contents of cell was different, i.e. $Q=0$ & $\bar{Q}=1$, then upon initiating read operation, BL will ~~be~~ discharge & \bar{BL} remains the same. So $\bar{BL} > BL$ & output of comparator will be 0.

Transistor sizing constraint (Read)

→ When \bar{BL} is precharged to V_{DD} & M5 is turned on, then voltage at \bar{Q} ~~tend~~ will increase. If voltage at \bar{Q} goes above V_{Th} of M3, then M3 will turn on & contents of cell will change.

To prevent this issue from happening, resistance of M1 should be small compared to M5. i.e. ~~$\frac{W_1}{L_1} > \frac{W_5}{L_5}$~~

$$\text{i.e. } \frac{W_1}{L_1} > \frac{W_5}{L_5}$$

$$\text{or cell ratio (CR)} = \frac{W_1/L_1}{W_5/L_5} > 1.2$$

(Similar ratio between M6 & M3 also)

Write operation

→ Assume that $Q=1$ & $\bar{Q}=0$

→ No we want to make $Q=0$ & $\bar{Q}=1$.


→ So \bar{BL} is made 1 & BL is made 0 forcefully.

→ As per initial values of Q & \bar{Q} ,

$M1 = \text{on}$, $M2 = \text{off}$

$M4 = \text{on}$, $M3 = \text{off}$.

→ Now WL is enabled, thus turning on $M5$ & $M6$



→ Since $M4$ & $M6$ are on, current will flow to BL & voltage at Q will reduce.

→ When voltage at Q goes below V_{tn} of M_1 , M_1 will turn off. Then voltage at \bar{Q} will increase & thus contents of the cell will switch, thus making $Q=0$ & $\bar{Q}=1$.

Transistor sizing constraint (Write)

→ Since voltage at Q must be low to switch the value, resistance of M_6 should be low compared to M_4 .

$$\text{ie } \frac{W_6}{L_6} > \frac{W_4}{L_4}$$

$$\text{or Pullup Ratio (PR)} = \frac{W_4/L_4}{W_6/L_6} < 1.8$$

(Similar ratio between M_2 & M_5 also)