DATA CONVERTERS PREPARED BY RINJU RAVIND PARED BY RAVIND PA

ADC - Analog to Digital Converter



DAC - Digital to Analog Converter



Why we use ADC and DAC?

Susceptible to Noise

Analog Signal



Difficult to Process in Analog Domain

Difficult to Store in Analog Domain

CE GCEK

Less Susceptible to Noise

Digital Signal



Easy to Process in Digital Domain

Easy to Store in Digtial Domain




Fig. 10.1 Circuit showing application of A/D and D/A converter




PREPARED BY RINJU RAVINDRAM, ATTCASST. PROFESSOR-ECE, GCEK

BASIC DAC TECHNIQUES

- i/p is a n-bit binary word D
- OFESSOR-ECE, GCEK • It is combined with a ref voltage $V_{\scriptscriptstyle R}$ to give an analog o/p s/g.

• o/p of DAC can be either V or I.

Binary word D



10.2 Schematic of a DAC

• For a voltage o/p DAC, DAC is mathematically described as $V_0 = KV_{FS} (d_1 2^{-1} + d_2 2^{-2} + ... + d_2 2^{-n})$

$$V_0 = KV_{FS} (d_1 2^{-1} + d_2 2^{-2} + ... + d_n 2^{-2})$$
 -----(1)

Where $V_0 = o/p V$ $V_{FS} = \text{full scale o/p V (max V a DAC can produce when all i/ps are '1')}.$

K = scaling factor (usually adjusted to 1)

 d_1 , d_2 , ..., d_n = n bit binary fractional word with decimal • d_1 = most significant bit (MSB) with a weight of V_{FS} / 2. • d_n = least significant bit (100)

- d_n = least significant bit (LSB) with a weight of V_{FS} / 2^n . PREPARED BY RINJU RAVINDRAN, ADHOCA

DAC Specifications

- 1. Resolution:

 Resolution of a converter is the smallest change in voltage which may be produced at the o/p (or i/p) of converter.
 - Simply, resolution is the value of LSB.
 - Resolution (in volts) = = 1 LSB increment

- It is defined as the number of different analog output voltage levels that can be provided by a DAC.
- Or alternatively resolution is defined as the ratio of a change in output voltage resulting for a change of 1 LSB at the digital input.

Resolution: No. of Bits (n)

3 bit DAC

Vref - 5 V



Resolution =
$$\frac{V_{ref}}{2^n}$$


Digital to Analog converter

3 bit DAC

Vref - 5 V

Resolution = 0.625V


LSB = 0.625 V



Digital to Analog converter

3 bit DAC


Vref - 5 V



Resolution = 0.625V

LSB = 0.625 V

Step size = 0.625V






$$V_{FS} = \frac{(2^n - 1) \times V_{ref}}{2^n}$$

Resolution = LSB = Step Size =
$$\frac{V_{ref}}{2^n} = \frac{V_{FS}}{(2^n - 1)}$$


$$V_{FS} = V_{ref} - 1 LSB$$

- Absolute accuracy is the maximum deviation between the actual converter output and the output.
- The ideal converter is the one which does not suffer from any problem.
- Whereas, the actual converter output deviates due to the drift in component values, mismatches, aging, noise and other sources of errors.

- Normally, the data sheet of a D/A converter specifies the relative accuracy rather than absolute accuracy.
- The relative accuracy is the maximum deviation after



- A Digital to Analog converter is said to be monotonic if the analog output increases for digital input.
- ie staircase o/p shud haver no downward step as binary i/p is incremented.




PREPARED

4. Linearity

- The difference between the desired analog output and the actual output over the full range of expected values.
- values.
 The linearity of a DAC is also defined as the precision or exactness with which the digital input is converted into analog output.
- An ideal DAC produces equal increments or step sizes at output for every change in equal increments of binary input.

CCEK



PREKE

5. Settling time

- Time required for the output signal to settle within +/- (1/2) LSB of its final value after a given change in input scale.
- The settling time is limited by slew rate of output amplifier.
- Ideally, an instantaneous change in analog voltage would occur when a new binary word enters into the DAC.






Figure 2-9 Settling Time

6. Conversion Time

- It is the time taken for the D/A converter to produce the analog output for the given binary input signal.
- It depends on the response time of switches and the output of the Amplifier.

 • D/A converters speed can be defined by this parameter.
- It is also called as setting time.

7. Stability/ Temperature sensitivity

- The ability of a DAC to produce a stable output all the time is called as Stability.
- The performance of a converter changes with drift in temperature, aging and power supply variations.
- So all the parameters such as offset, gain, linearity error & monotonicity may change from the values specified in the datasheet.
- Temperature sensitivity defines the stability of a D/A converter.

8. Speed

- Rate of conversion of a single digital input to its analog equivalent.
- equivalent.
 Conversion rate depends on clock speed of input signal and settling time of converter.
- When the input changes rapidly, the DAC conversion speed must be high.

- This is a measurement of the difference between the largest and smallest signals the DAG largest and smallest signals the DAC can reproduce.

 • This is usually related to DAC resolution and noise
- PREPARED BY RINJU RAVINDRAN, AD

Sources of errors in DAC


- The full scale range of analog i/p V is quantized for conversion to a finite no.of steps.

 The error introduced
- Generally, quantization error is specified as ½ LSB. PREPARED BY RINII

2.Linearity Error:

- This is defined as the amount by which the actual output of a DAC differs from 11 transfer characteristics.

 • This error is introduced due to the error in the current
- source resistance values. PREPARED BY RINJU RA



Linearity error in transfer characteristics of D/A converter


PREPA

FESSOR-ECE, GCEK

3. Offset Error:

- When all the digital inputs are 0, the analog output also is expected to be 0. But practically it does not happen.
 As shown in the figure, some non-zero analog output
- As shown in the figure, some non-zero analog output voltage is present even for a zero digital input. This is called an offset error.
- Thus the offset error is defined as the non-zero level analog output when all the digital inputs are 0. The offset error is due to the offset voltages of Op-Amps and leakage currents in the switches.

ECE, GCEK




PREPA

Figure 2-10 Offset Error

4. Gain Error:


- In a DAC we use a current-to-voltage converter. The gain of this converter detains: gain of this converter determines the analog output voltage of the DAC.

 • The gain error is defined as the difference between
- the calculated gain and the practically obtained gain of the I to V converter.
- This error exists due to the error in the feedback resistor value.



ECE, GCEK

5. Full scale error



- There are various ways to implement eqn(1). But here we are using following registive to the using following resistive

 Weighted resistor DAC

 R-2R ladder

 RANNORAN

 PREPARED BY RINIU RANNORAN

 PREPARED BY RANNORAN

 PREPARED BY RANNORAN

 PREPARED BY RANNORAN

 PREPARED BY RANNORAN

 PREPARED BY RANNORAN

 PREPARED BY RANNORAN


 PREPARED BY RANNORAN

 PREPARED BY RANNORAN

 PREPARED BY RANNORAN

 PREP we are using following resistive techniques

1. Weighted resistor DAC






Fig. 10.3 (a) A simple weighted resistor DAC (b) Transfer characteristics of a 3-bit DAC

E, GCEK

PREPA

- type of DAC that converts a digital input signal into an equivalent analog output signal by using a network of binary weighted resistors.
- Inverting summing ampr is used
- -V_R is connected as i/p thru a switch
- Switches are controlled by n bit digital i/p
- 'n' no. of switches are used.
- MSB d₁
- LSB d_n

- When n=1, corresponding switch will be connected to ref voltage

 When n=0 :- • When n=0, it will be connected to grnd.

 PREPARED BY RINIU RAVINDRAIDED BY RINIU RAVIN

Expression for o/p current & voltage.

$$I_0 = I_1 + I_2 + \dots + I_n$$

$$= \frac{V_{\rm R}}{2R}d_{\rm l} + \frac{V_{\rm R}}{2^2R}d_{\rm l} + \dots + \frac{V_{\rm R}}{2^nR}d_{\rm n}$$

$$= \frac{V_{\mathbf{R}}}{R} (d_1 \, 2^{-1} + d_2 \, 2^{-2} + \ldots + d_n \, 2^{-n})$$

PRF

• Output Voltage
$$V_0 = I_0 R_f$$

$$V_0 = V_R \left(\frac{d_1 2^{-1} + d_2 2^{-2} + ... + d_n 2^{-n}}{d_n 2^{-n}} \right) e^{-\frac{1}{2} \frac{d_n 2^{-n}}{d_n 2^{-n}}} (2)$$
Comparing (1) &(2)
If $R_f = R$, then $K = 1$ and $V_{FS} = V_R$

- Ckt uses a —ve ref V . Hence analog o/p V is therefore +ve staircase.
- Polarity of ref V is chosen in accordance with the type of switch used.
- Eg: for TTL compatible switches, ref V shud be +5V and o/p will be -ve.
- Accuracy and stability of DAC depends on accuracy of resistors and the tracking of each other with the temperature.

Disadvantages of binary weighted DAC

• Wide range of resistor values are required.

The accuracy and stability of the accuracy of the resistors used.

For better resolution, i/p binary length has to be increased which inturn increases range of resistance values. D


 Value of largest res depends on 'n' and value of smallest res cannot be < 2.5 Kohm to avoid loading effect.

- Can be expensive. So usually limited to 8 bit resolution.
 Switches are in series with resistors. So their ON res
 - Switches are in series with resistors. So their ON res must be vey low and they shud have 0 offset Voltage.
- At higher resolutions, binary weighted resistor DACs consume high power.

2. R-2R ladder type DAC

- Here only 2 values of res are required. R & 2R
 Typical values of R ranges from 2
- Consider a 3 bit R-2R ladder type DAC where switch position d₁, d₂ RAd₃ corresponds to the binary word 100.

3 bit R-2R ladder type DAC







Fig. 10.5 (a) R-2R ladder DAC (b) Equivalent circuit of (a), (c) Equivalent circuit of (b)

PREPA

PREPARED BY RINJU RAVINDRAN, ADHOC ASST. PROFESSOR-ECE, GCEK

• Consider a 3 bit R-2R ladder type DAC where switch position d_1 , d_2 , d_3 , corresponds to the binary word 001.






Fig. 10.6 (a) R-2R ladder DAC for switch positions 001 (b) Equivalent circuit

$$V_0 =$$

PREPARED BY RINJU RAVINDRAN, ADHOC ASST. PROFESSOR-ECE, GCEK

R-2R ladder DAC



$$d_1 d_2 d_3$$

$$\frac{\mathsf{V}_{\mathsf{R}}}{\mathsf{2}}$$

$$\frac{V_R}{4}$$

$$\frac{\mathsf{v}_{\mathsf{R}}}{\mathsf{8}}$$


$$\frac{V_R}{8} + \frac{V_R}{4} + \frac{V_R}{2}$$



$$\frac{7 \text{ V}_{\text{R}}}{8}$$

Example

For the given DAC find the full scale output voltage if Rf = 2 k Ω and R = 1 k Ω . Also find the output voltage when the input is 101100. Assume Vref = 5V



• FSO =
$$V_{FS}$$
 = -5 (2/1) {+ + + + + }
= -9.843 V

•
$$V_0 = -5* (2/1) \{+ + \} = -10*11/16 = -6.875 V$$

1.7.043 V 1.043 V

Example 10.2

X

Calculate the values of the LSB, MSB and full scale output for an 8-bit DAC for the 0 to 10 V range.

Solution

For 10 V range, LSB =
$$\frac{10 \text{ V}}{256}$$
 = 39 mV

PREP and

$$MSB = \left(\frac{1}{2}\right) \text{ full scale} = 5 \text{ V}$$

Full scale output = (Full scale voltage - 1 LSB) = 10 V - 0.039 V = 9.961 V

Example 10.3

What output voltage would be produced by a D/A converter whose output range is 0 to 10 V and whose input binary number is



- (i) 10 (for a 2-bit D/A converter)
- (ii) 0110 (for a 4-bit DAC)
- (iii) 101111100 (for a 8-bit DAC)

Solution

(i)
$$V_0 = 10 \text{ V} \left(1 \times \frac{1}{2} + 0 \times \frac{1}{4} \right) = 5 \text{ V}$$

(ii)
$$V_0 = 10 \text{ V} \left(0 \times \frac{1}{2} + 1 \times \frac{1}{2^2} + 1 \times \frac{1}{2^3} + 0 \times \frac{1}{2^4} \right)$$

$$= 10\left(\frac{1}{4} + \frac{1}{8}\right) = 3.75 \text{ V}$$

(iii)
$$V_0 = 10 \text{ V} (1 \times 1/2 + 0 \times 1/2^2 + 1 \times 1/2^3 + 1 \times 1/2^4 + 1 \times 1/2^5 + 1 \times 1/2^6 + 0 \times 1/2^7 + 0 \times 1/2^8)$$

= $10 \text{ V} (1/2 + 1/8 + 1/16 + 1/32 + 1/64) = 7.34 \text{ V}$