Page No. 30 Date: 18 / 07 DBACK AMPLIFIERS AIM: To design , ber up and study feedback amplifiers COMPONENTS REQUIRED: Transistors, resistors, capacitors, eignal generator, breadboard, de power source and cro THEORY: Hany desirable characteristics can be obtained by employing the negative feedback in the amplifiers at the cost of reduction in gain on open 100p amplifier suffers from many limitations ouch as frequency and phase distortions, non-linear distortion and noise these limitations can be considerably rectified in the feedback amplifiers. Though the gain is reduced in the negative feedback amplifiers, bandwidth of operation is greater than that of an amplifier without feedback. The output vollage or current is sampled and fed back to the input of the amplifier in series or in shunt to the input eignal source. There are four important topologies of negative feedbact namely voltage series, voltage shrint, current series and current shunt - first term in the nomenclature indicates the way in which the parameter sampled and the second term indicates the way in which the sampled signal is fed back to the input.

Current series feedback amplifier:

d common emitter RC coupled amplifier without emitter by pass capacitor CE is an example of current series amplifier. Here the sampled signal is current and the feedback signal is voltage. Emitter resistance RE samples the output current and feeds a voltage back to the input side as a voltage. Its feedback factor  $\beta = -RE$ .

Voltageseries feedback amplifier:

Emitter follower 18 a good example of voltage series feedback. Here sampled signal 18 voltage and feedback signal 18 current 9ts feedback factor  $\beta=1$ 

## DESIGN:

oc brasing conditions:

In order to keep the operating point at the centre of load line, take

Vcc = 12V Pc = 2MA

VRC = 40% of VCC = 4.8

VRE = 10% of VCC = 12V

VCE = 50 % of VCC = 6V

Design of RC:

VRC = PCXRC = 4-8Y

RC = 2.4K

use 2.2t (std)

Design of RE:

VRE = PEXRE = 1.2V

PE > Pc

Page No. 32 RE = 6000 ~ 6800 (SId) Design of voltage divider Riand Ro: Assume the auxent through RI = 101B and that through R2 = 91B to avoid loading of potential divider network Ri and Re by the baseament VR2 = Voltageacross R2 = VBE + VRE VR2 = VBE + VRE = 0.1+12 = 1.9 V VR2 = 918R2 PB = Pc/APE = 2MA = 20HA Then R2 = 1.9 9x20x10<sup>-6</sup> = 10.6k Use 10k (std)  $V_{R1} = V_{CC} - V_{R0} = 12 - 19$ = 10·1 V  $V_{R_1} = 101BR_1 = 10.1$ RI = 10.1 = 50k & elect HTK std 10 x 20 x 10 - 6 Design of coupling capacitons cc, and cco XC, should be less than the input impedance of the transistor. flere Rin 13 the Beries impedance

Ext. No	
Ext. No	
then xc1 = Rin/10	
Here Rin = Rill R2 11 RpE	
We get Rin = 1-1t	
XC1 ≤ 110A	
80, CC1 ≥ 1 = 144F U80 104F (31d) 217PLX110	
Similarly	
$XC_2 \leq Rout/10$	
Rout = RC	
XCE < 2401	
80, CC2 ≥ 1 = 6.6 MF USE 10 MF (3td)	
211 X 2 4 0	
PROCEDURE:	
1 Bet up the current series amplifier circuit after testing the	
componento	
a feed to convergence and note down the output amplifued	eby
varything the input frequency. Draw the frequency response	3e
e Ranacteristics	
3 Repeat the above step without feedback by connecting an	
amatter hunges capacitor of 104F.	
4. Repeat the experiment for other feedback amplifiers with	e.
feedback and without feedback	
RESULT:	
Designed and setup feedback amplifier	
ruggent deares feedback amplifier:	
dower cut off frequency fL = 78 Hz	

thigher cut-off frequency PH = 720LHz Bandwidth = PH-FL

= 720×10<sup>3</sup>- 78

= 719.922 kHz

Vollage series feedback amplifier: Sinewave with peat to peat value 102 mv.

## CIRCUIT DINGIRAM Current Beries Jeedback Amplifier Ra 22K IOHF BCIDT Vin Ra 100 mv RE lok 1089 Voltage Beries Feedback Amplifier p Vcc = 12V Ra RI a ak HTK CC, IOHF BC107 IMF CC2 Vin Ra 100mV lok

## OBSERVATION:

V1 = 500 m Vpp

freq (12)	70	20/21	20 log (Vo/V1)	freq (H2)	1/0	V0/Vi	20log (Vo/Vi)
10	0.400	0 · 8	-194	101	1.60	3 2	10.103
20	0.600	1.2	1.584	aok	160	3.2	10-103
50	0.800	1.6	40824	50 k	160	3 2 -	10-103
80	1 20	a 4	4 604	look	160	3 2	10-103
90	1.46	a 8	8.443	aook	1.60	3.2	10 103
100	1-60	3.2	10-103	300k	140	2.8	8943
900	160	3 2	10-103	400k	140	28	8 943
300	160	3-2	10-103	500k	1 20	24	7604
500	1.60	3.5	10.103	600K	120	a 3 <sub>4</sub>	1 604
600	160	S 5	10.103	100k	1:18	236	
700	160	3.⊅	10 103		er period	· 图 · · · · · · · · · · · · · · · · · ·	7.46
800	1 60	3.2	10 103	1008	W.Ds	2 	6.021
lk	1.60	3.0	10.103	900k		2	6.021
2 k	160	3.0	10.103	IM	2/2 3 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1	2	6.021
5k	1.60	3-2	10 103	ergin Le es		/ hall	
8 K	160	3. 2	10-103				



