
DRAM (Dynamic RAM)

Data is stored in the form of charge stored in a capacitor. Since, this charge can decrease over time due to leakage, it is called dynamic RAM.

-> Periodic refreshing is required to maintain data inside DRAM.

3-Transistor DRAM cell



→ Logic 1 ⇒ Cs is charged Logic 0 ⇒ Cs is discharged. WWL -> Write Word Line RWL -> Read Word Line -> BLI is used to write data into cell & BLZ is used to read data from cell. Wonte operation -> Assume that 0 is stored in cell. So voltage at X = 0 V. -> We want to write I into the cell. -> BLI is made high, & then WWL is enabled. (RWL = 0). A Cs charges WWL towards VDD. X Vop-Vin -> Maz voltage that can be stored = VDD-VTM (Threshold of MI) -> At this time, even though gate voltage of M2 is high current will not flow because M3 is off & hence there is no connection.

-> Similarly to write 0 to the cell
BLI is made 0 & WWL is enabled
thus turning on M1. So C5 will discharge
to 0.
Read operation
lie stored in cell.
-> Assume that a constant of the last of t
enable made high.
- M2 is on & M3 RWL -
is also on.
-> BL2 will BL2 ISV discharge through
m3 & m2 to 0.
=> R12 voltage change is sensed. If BL2
de creases, it is recognized as logic 1.
16 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
-> Instead, if O was stored in cell, then M2 will be off. So BL2 cannot discharge.
So it will be read as logic O.

(10.

Refresh operation

The cell from the cell


To Data is read, & it is again written back

to the cell through write operation. This

must take place at a certain frequency

such that data do not get corrupted.

One-Transistor DRAM cell



-> Waite operation

Assume that O is stored in cell. So capacitor is not charged.

To write a 1 into the cell, BL is made high(Vop) & MI is turned on using WL. So Cs charged through MI, thus storing 1.

BL VDD/2/VDD Weste operation W2 Write VDD-VT → Similarly, to store a D, BL is made D & M/is turnedon.

Read operation -> BL is precharged to Voo/2 & WL is enabled. -> Assume that I was stored in cell. Then some charge of Cs will About to CBL, thus reducing X voltage. This me decrease in X So BL voltage will increase 4 this increase is sensed by a sense amplifier. It is reagnized as logic l. Since there is a decrease in X voltage associated with read (destructive readout), a refresh operation should be done along with read: shis on Instead low hours to how he process or the x feelings

WL

**Noo/2 Noo

**Read operation

**Sensing ** logic 1

**Pecrose Refreshing in **

**Pecrose in cell,

**The BL will decrease upon read 4 this will be sensed as logic 0.