(8)

Reg No.: LKNR 21 13CLOS

Name: Avun. C-)

APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY

Third Semester B.Tech Degree Regular and Supplementary Examination December 2022 (2019 Scheme)

Course Code: ECT203 Course Name: LOGIC CIRCUIT DESIGN

Max. Marks: 100 Duration: 3 Hours

PART A Answer all questions. Each question carries 3 marks	Marks				
	(3)				
Convert the decimal number 215 to following codes	(3).				
(i)BCD code (ii)Excess 3 code (iii) Gray code	(3)				
Convert the decimal number 18.6875 into binary and hexadecimal.	` '				
Write Verilog Code for a XOR gate	(3)				
Express $f(A,B,C) = AB + AC' + BC$ in standard SOP form.	(3)				
Convert the decimal number 215 to following codes (i)BCD code (ii)Excess 3 code (iii) Gray code Convert the decimal number 18.6875 into binary and hexadecimal. Write Verilog Code for a XOR gate Express f(A,B,C) = AB + AC' + BC in standard SOP form. Design a 1-bit comparator circuit using logic gates.	(3)				
Realize an 8:1 multiplexer using 4:1 multiplexers and gates.	(3)				
Convert a JK flip-flop to D flip-flop.	(3)				
Realize D latch using gates and write the Verilog code.	(3)				
Realize an 8:1 multiplexer using 4:1 multiplexers and gates. Convert a JK flip-flop to D flip-flop. Realize D latch using gates and write the Verilog code. Define the following in terms of Logical families i) Propagation delay ii) fan out	(3)				
' iii Noise margin	()				
Draw the circuit diagram of a CMOS- NOT gate and explain the working with	(3)				
truth table.					
PART B					
Answer any one full question from each module. Each question carries 14 marks					
Module 1					
Find the sum of two hexadecimal numbers (85C) 16 and (23C6) 16	(2)				
Find the sum of two flexadecimal numbers (650) 16 and (2500) 16	(2)				
h) Covert cach decimal manner of	(4)				
21.5 ₁₀ 13.25 ₁₀ using (i)1's complement method(ii)2's complement method	(4)				
Explain the main differences between the Verilog terms					
Explain the main differences of the state of					

(i)Wire and Reg(ii)Task and Function

0800ECT203122101

	12		How is the Hamming code word generated? The message "1001001" is coded in 7-bit even parity Hamming code, which is transmitted through a noisy channel. Decode the message, assuming that at most a single error occurred in each code word. Explain Verilog operators with examples.	(8) (6)
		0)	Explain Verneg operation	
✓·	H3 .	/ ³	Module 2 Simplify the Boolean expression F (A, B, C, D) = \sum m (0, 1, 2, 6, 8, 9, 10, 11) + d (3, 7, 14, 15) using K-Map and implement the simplified expression using universal gates.	(8)
		185	Prove the following Boolean rules	(6)
		, , ,	i. $A+AB=A$	(0)
			ii. A+A'B=A+B	(8)
	(14)	a)	Reduce the following function using Karnaugh map technique	(-)
			f (A, B, C, D) = π M (0, 2, 4, 10, 11, 14, 15) and implement the	
			simplified expression using NAND gates.	(6)
		b)	Explain the significance of duality principle in Boolean algebra	
			Module 3	(9)
	-15 ×	/a)	Implement the following functions using MUX	
	~		(i)AND	(5)
	,		(ii)XOR iii) $f(A, B, C) = \sum m(0, 3, 5, 6)$	
		(h)	Write a verilog code to implement 4:1 multiplexer.	
	16	a)	Implement a Full adder circuit using	(9)
	10)	(i) 3.8 decoder (ii) 1:8 demultiplexer	(5)
		b)	Write a Verilog description for a one-bit full adder circuit Module 4	
1		- \	Design a 3-bit synchronous up counter using T flip-flop.	(9)
/~	17 <i>/</i>	a) by	Explain the operation of a 4-bit Ring counter.	(5)
	18	a)	Design a divide by 2N circuit using N number of flip-flops. Draw the	(7)
			truth table and waveforms.	(7)
		b)	What is a race around condition related to JK Flip Flop? Explain how to	(7)
eliminate the problem.				
		,	Module 5 Describe the working of a 2-bit TTL NAND gate with Totem pole	(8)
	19	a)	configuration.	(-)
		b)	Explain the working of a transistor level CMOS NOR gate.	(6)
	20 .	(a)	Describe the working of a tristate TTL inverter	(8)
/ (1/b)	Explain the working of a transistor level CMOS NAND gate.	(6)
