Ext. N Date:	Page No. 19
	TWO STAGE RC COUPLED
	AMPLIFIER
especial Ma	AIM:  To decree colver and shidy a hum stage RC contoled CE
	To design, set up and study a two-stage RC coupled CE amplifier using BIT
	COMPONENTS REQUIRED:
	Pransistor, capacitors, resistors, breadboard, eignal generator, de power source, multimeter and cro
	THEORY:
	Multistage amplifiers are used in cascade to improve
	paramerers such as voltage gain current gain input resistance
	and output resistance etc. toi example common emiller stages
	can be cascaded to more ose the voltage gain of two-stage
1	amphfier provides an overall voltage gain of A, A2 where A.
1	and As arethe gains of first and second stages respectively.
	Since each stage provides a phase inversion, the final output
	signal is in phase with the input signal.
	The input resistance of the second stage is in parallel with
	RC, of the first stage the voltage gain of the first stage 13
	A. = RC, II RQ where R12 13 the input resistance of
	re t Re
	the second stage.
	R12 = R12     (   + APE) Te

Ext. N	Page No. 20
Date:	
	the ac voltage garn of the second stage 13
	$A_2 = \frac{RC_2   R }{R}$
	Υe
	Caremust betaten while scienting 1, and 12. If 1,18 large
Est y	the input to the second stage will become too high this may
	put out the transister of the second stage from active region.
,11	tot example, if we need an overall vollage gain of 100, Belect
N 1	A = 4 and A = 25 the gain of the first stage can be controlled by
	anegative feedback in Bestes with the emitter this is acheived
	by unbypassed resistor Re.
3 / 4	DCGICAL
	DESIGN: Output requirements: Midband voltage gain of the amphilier=100
	relection of transistor: Belect transistor BC101 because it has
Ja s	hre more than the required voltage gain
	192 more man requirer veringe gaine
13 Fr	desume the gains A = 4 and A = 25 since A=A , A and A,
	should be a lower value to avoid high input voltage to second
- 1- 1-3-8	stage thigh input to second stage will lead to chipping of
	output waveform.
M.	
	De biasing conditions:
	Vcc = 12V Pc = 2mA
	VRC = 40.10 of VCC = 4.8 V
	VRE = 10.10 of VCC = 1.2V
	VCE = 50% of VCC = 6V

## Design of RC, and RCo:

Pate RC, = RC = RC

VRC = DCXRC = 4.8V

RC = 2.4k USC 2.2Kstd

## Design of RE:

VRE = PEXRE

RE of fust stage 13 split into Re+Re!

Because Per Pc

VRE = PCXRE = 1.2V

from this we get.

RE-6001 Belect 6801 (sta)

## Design of voltage divider Ri and Ros

Tate R11 = R12 = R1 and R21 = R22 = R2

hom the data sheet of BC101 we get he min = 100

= 204A

dssume the current through RI = 10 IB and that through R2 = 92B for the stability of potential divider bias current

VR2 = VBE + VRE

VR2 = VBE + VE = 0.6+1.2 = 1.8 V

VR2 = 92BR2 = 1.8 V

 $R_2 = \frac{18}{9 \times 20 \times 10^{-6}}$ 

= 10 t

$$VRI = VCC - R2 = 412 - 1.8 = 10.21V$$
 $VRI = 10DBRI = 10.2V$ 
 $R_1 = 10.2 = 51t$  Select 47t

Design of Re and Re!

gain of first stage is given by the expression

A = RellRinz where Re = RE - Rel

RIND = RIllRoll (It Ree Te) = 111

$$Te = \frac{25mV}{25mA} = \frac{25mV}{2mA} = 1250$$
 at soom temperature

Substituting the values of 1, Rc, re and Rina we get

Re = 1732 USC 1805

Re' = RF-Re

= 680-180 = 500 USC H701

Design of RL:

As = (Rc//RL)/re = 25

Substituting values of 12, Rc, re we get RL = 3631 Use 4701

Design of coupling capacitors cci, co and ccs:

To permit the lowest frequency PL (say 100Hz) xc, should be less than or equal to input resistance Rin 1

ds a rule of thumb.

XC1 < RIN1/10


ffere Rin = RillRoll(1+RfETE) = 11k

X C1 ≤ 110 S

Page No. So CC1 ≥ 1 1 P P1 × 110 ≥ 14 HF Uge 22 HF (8td)

Tate CC2 = CC3 = CC1 = 20 HF because the input impedance of second stage is approximately same to that of first stage. Design of bypass capacitor To bypass the lowest frequency (say 100 Itz) xce should be less than or equal to sesistance RE Then CE = 1 = 23HF · U8e 33HF 211X100X68 PROCEOURE: 1) Test all components using multimeter Setup a rout and verify debias conditions 2) opply a 100mv 8 musordal signal from the function generator to circuit input observe the input and output waveforms on the cro screen simultaneously. 3) Keeping the input amplitude constant, vary the frequency from OHZ to IMHZ Measure the output amplitude corresponding to different frequencies and enter in table. 4) Plot the frequency response characteristics on the graph sheet with gain on vaxis and for x axis. Mark frand fin corresponding to 3 dB down to the maximum gain. 5) Calculate bandwidth of amphificrusing the expression BW= fH-fL

Ext Dat	1. No
-	RESULT:
	Designed two stage RC coupled amplifier using BIT and plotted
	the frequency response curve
3 1) (3 1)	
7.1	dower cut-off frequency fr = 170Hz
	upper cut-off frequency fr = 900 x 103112
p.	BandWidth BW = fH-fL
	$= 900 \times 10^{3} - 170$ $= 899830 \text{ Hz}$
	= 899.83 kHz
	(Del. )
	XXXXX
	2X/
-	
	. 보통하는 이 발표 전에 발표하는 것이 되었다. 그는 사람들이 되었다. 그 사람들이 되었다. 그는 사람들이 되었다. 그는 사람들이 되었다. 그는 사람들이 되었다. 그렇게 하는 것이 살아보는 것이 되었다. 그렇게 되었다. 그는 것이 되었다. 그런 생활들이 되었다. 그런 것이 되었다. 그런 것이 없는 것이 되었다.



OBSERVATION:

11 = 20mVpp

The state of the s								
	Freq	Vo	V0/Vi	adog ( Vo/V1)	treq	Vo	Vo/vi	2010g (Vo/Vi)
	10 Hz	-680	34	30.69	91112	2.3	115	41.214
	50 Hz	0. 980	49	33 803	101112	2.3	115	माः । म
	10 O Hz	114	51	35-117	1001 112	2.3	115	41-214
-	J 0 0 Hz	1 8	90	39.085	aportiz	2⋅3	115	41-214
. Control	300 112	198	99	39 919	3001 Ilz	2.3	115	41214
40	Oltz	2.2	110	40 888	HOOK 112	2 · 2 4	112	40.984
50	0112	ე ∙3	115	41214	500 k 112	<b>2</b> ·10	105	40 9124
70	OHZ	9.3	115	41-214	600k Hz	1-98	99	39 913
90	OHZ	9.3	115	माः श	700k Hz	188	94	39 462
ΙŁ	Hz	9.3	115	41.214	BOOFILS	1-44	81	38 490
ar	112	9.3	115	41 214	900kHz	162	81	38 1697
3t f	12	2·3	115	41.214	IM Hz	1.5	15	37.5012
HEH	12	23	115	41.214	2 M Hz	1.1	55	34 807
t II	2	<b>ე</b> .3	115	41014				
t H	2	3 3	115	मा । । । म				
t H:	2	53	115	41-214			Margin sage and a sage	
tH	2	ð 3	115	मा शा				

