

Lab 10: Implement a RISC single Cycle Processor (Logic-sim)


Task 1: Using blocks (lab 8/lab9) extend single cycle, implement single cycle processor RISC which could run jal and jr. Test these instructions in the sample code given.

Hints:

instruction	opcode	regwrite	regdst	alusrc	branch	memwrite	memtoreg	aluop	jump	jal
R-type	000000	1	01	0	0	0	0	10	0	0
lw	100011	1	00	1	0	0	1	00	0	0
sw	101011	0	XX	1	0	1	X	00	0	0
beq	000100	0	XX	0	1	0	X	01	0	0
addi	001000	1	00	1	0	0	0	00	0	0
j	000010	0	XX	X	X	0	X	XX	1	0
jal	000011	1	10	X	X	0	X	XX	1	1




Jr (Jump register)



Task 2:

Extend lab9 to a pipelined version



Submission :

Submit single doc/pdf file with above answers and *.circ files . Course work submission through cs322.iitp@gmail.com with subject: YourrollNo_Lab10. **Due on 26th October 2018 , 5PM.**