

Chapter 4 Dataflow Modeling

Dataflow modeling provides a powerful way to implement a design. Verilog allows a design processes data rather than instantiation of individual gates. Dataflow modeling has become a popular design approach as logic synthesis tools have become sophisticated. This approach allows the designer to concentrate on optimizing the circuit in terms of data flow.

4.1 Continuous Assignments

A **continuous assignment** is the most basic statement in dataflow modeling, used to drive a value onto a net. A continuous assignment replaces gates in the description of the circuit and describes the circuit at a higher level of abstraction. A continuous assignment statement starts with the keyword **assign**.

//Syntax of assign statement in the simplest form

< continuous_assign >

::= assign < drive_strength > ? < delay > ? < list_of_assignments > ;

Continuous assign. out
is a net. i1 and i2 are
nets .

Concatenation . Left-hand
side is a concatenation of a
scalar net and a vector net .


Example of Continuous Assignment

assign out = i1 & i2 ;

assign { c_out , sum[3 : 0] } = a [3 : 0] + b [3 : 0]
+ c_in ;

4.1.1 Implicit Continuous Assignment

Instead of declaring a net and then writing a continuous assignment on the net. Verilog provides a shortcut by which a continuous assignment can be placed on a net when it is declared. There can be only one implicit declaration assignment per net because a net is declared only once.



4.2 Delays

Delay value control the time between the change in a right-hand-side operand and when the new value is assigned to the left-hand-side.

4.2.1 Regular Assignment Delay

The first method is to assign a delay value in a continuous assignment statement. The delay value is specified after the keyword **assign**.

Ex1. Regular Assignment Delay program

1. This example is show inertial delay. The waveform is generated by Simulate the assign statement. It shows the delay on signal out. Note the following changes. When signal in1 and in2 go high at time 20, out goes to a high 10 time units Later (time = 30).

2. When in1 goes to low at 60, out changes to low at 70.
3. However, in1 changes to high at 100, but it goes down to low before 10 time units have elapsed.
4. Hence, at the time of recompilation, 10 units after time 100, in1 is 0. Thus, out gets the value 0. A pulse of width less than the specified assignment delay is not propagated to the output.

Verilog Code

Declaration
I/O port

Delay in a
continuous

```
module regular_delay (out, in1, in2);  
    output out;  
    input in1, in2;  
  
    assign #10 out = in1 & in2;  
endmodule
```

Test Stimulus Code


Input test value

Shown the result

Call regular_delay
module

```
module stimulus;  
    wire OUT;  
    reg IN1, IN2;  
    initial  
    begin  
        IN1 = 0; IN2 = 0;  
        #20 IN1 = 1; IN2 = 1;  
        #40 IN1 = 0;  
        #40 IN1 = 1;  
        #5 IN1 = 0;  
        #150 $stop;  
    end  
  
    initial  
        $monitor("out", OUT, "in1", IN1, "in2", IN2);  
  
    regular_delay rd1(OUT, IN1, IN2);  
endmodule
```

Simulation Waveform



4.2.2 Implicit Continuous Assignment Delay

An equivalent method is using an implicit continuous assignment to specify both a delay and an assignment on the net.


Ex2. Implicit Continuous Assignment

Verilog Code


Delay in a continuous
assign

```
module implicit_delay (out, in1, in2);  
  
    output out;  
    input in1, in2;  
  
    wire #10 out = in1 & in2;  
  
endmodule
```

Test Stimulus Code



Simulation Waveform



4.2.3 Net Declaration Delay

A delay can be specified on a net when it is declared without putting a continuous assignment on the net. If a delay is specified on a net out, then any value change applied to the net out is delayed accordingly. Net declaration delays can also be used in gate-level modeling.

Ex3. Net Declaration Delay program

Verilog Code

No delay in a
continuous
assignment


```
module net_declare (out, in1, in2);  
  
    output out;  
    input in1, in2;  
  
    assign out = in1 & in2;  
  
endmodule
```

Test Stimulus Code


Declare the delay on
the net.

Input test value

```
module stimulus;  
  
    wire #10 OUT;  
    reg IN1, IN2;  
  
    initial  
    begin  
        IN1 = 0; IN2 = 0;  
        #20 IN1 = 1; IN2 = 1;  
        #40 IN1 = 0;  
        #40 IN1 = 1;  
    end  
  
endmodule
```



Simulation Waveform



4.3 Expressions, Operators, and Operands

Dataflow modeling describes the design in terms of expressions instead of primitive gates. **expressions**, **operators**, and **operands** form the basis of dataflow modeling .

4.3.1 Expressions

Expressions are constructs that combine operators and operands to produce a result.

```
//Examples of expressions . Combine operators and operands
a ^ b
addr1[20:17] + addr2[20:17]
in1 | in2
```

4.3.2 Operands

Operands can be any one of the data types. Some constructs will take only certain types of operands.

count is an
integer operand

a and b are real
operands

```
integer count , final_count ;
final_count = count + 1 ;
```

```
real a , b , c ;
c = a - b ;
```

4.3.3 Operators

The operator act on the operands to produce desired results. Verilog provides various types of operators.

<i>Operator Type</i>	<i>Operator Symbol</i>	<i>Operation Performed</i>	<i>Number of Operands</i>
Arithmetic	*	Multiply	Two
	/	Divide	Two
	+	Add	Two
	-	Subtract	Two
	%	Modulus	Two
Logical	!	Logical negation	One
	&&	Logical and	Two
		Logical or	Two
Relational	>	Greater than	Two
	<	Less than	Two
	>=	Greater than or equal	Two
	<=	Less than or equal	Two
Equality	==	Equality	Two
	!=	Inequality	Two

	=== !==	Case equality Case inequality	Two Two
Bitwise	~ & ^ ^~ or ~^	Bitwise negation Bitwise and Betwise or Bitwise xor Bitwise xnor	One Two Two Two Two
Reduction	& ~& ~ ^ ^~ or ~^	Reduction and Reduction nand Reduction or Reduction nor Reduction xor Reduction nxor	One One One One One One
Shift	>> <<	Right shift Left shift	Two Two
Concatenation	{ }	Concatenation	Any number
Replication	{ { } }	Replication	Any number
Conditional	? :	Conditional	three

4.4 Examples

● Dataflow 4-to-1 Multiplexer (Using Logic Equations)

Verilog Code

Port declarations from
the I/O diagram

Set assignment
function

```

module mux4_to_1 (out, i0, i1, i2, i3, s1, s0);
    output out;
    input i0, i1, i2, i3;
    input s1, s0;

    assign out = (~s1 & ~s0 & i0) |
                (~s1 & s0 & i1) |
                (s1 & ~s0 & i2) |
                (s1 & s0 & i3) ;

endmodule

```

Test Stimulus Code

Define the stimulus module (no ports)	→	<code>module stimulus;</code>
Declare variables to be connected to inputs	→	<code>reg IN0, IN1, IN2, IN3;</code> <code>reg S1, S0;</code>
Declare output wire	→	<code>wire OUTPUT;</code>
Instantiated the multiplexer	→	<code>mux4_to_1 mymux(OUTPUT, IN0, IN1, IN2, IN3, S1, S0);</code>
Stimulate the inputs	→	<code>initial</code> <code>begin</code>
set input lines	→	<code>IN0 = 1; IN1 = 0; IN2 = 1; IN3 = 0;</code> <code>#1 \$display("IN0= %b, IN1= %b, IN2= %b, IN3= %b\n", IN0, IN1, IN2, IN3);</code>
choose IN0	→	<code>S1 = 0; S0 = 0;</code> <code>#1 \$display("S1 = %b, S0 = %b, OUTPUT = %b\n", S1, S0, OUTPUT);</code>
choose IN1	→	<code>S1 = 0; S0 = 1;</code> <code>#1 \$display("S1 = %b, S0 = %b, OUTPUT = %b\n", S1, S0, OUTPUT);</code>
choose IN2	→	<code>S1 = 1; S0 = 0;</code> <code>#1 \$display("S1 = %b, S0 = %b, OUTPUT = %b\n", S1, S0, OUTPUT);</code>
choose IN3	→	<code>S1 = 1; S0 = 1;</code> <code>#1 \$display("S1 = %b, S0 = %b, OUTPUT = %b\n", S1, S0, OUTPUT);</code>


```

end

endmodule

```

Simulation Waveform



Simulation Result

```

Simulation stopped at the end of time 0.
Ready: sim
IN0= 1, IN1= 0, IN2= 1, IN3= 0

S1 = 0, S0 = 0, OUTPUT = 1
S1 = 0, S0 = 1, OUTPUT = 0
S1 = 1, S0 = 0, OUTPUT = 1
S1 = 1, S0 = 1, OUTPUT = 0

16 State changes on observable nets.

Simulation stopped at the end of time 4.
Ready:

```

- Dataflow 4-to-1 Multiplexer (Using Conditional Operators)

Verilog Code

Port declarations from
the I/O diagram

```
module mux4_to_1 (out, i0, i1, i2, i3, s1, s0);  
    output out;  
    input i0, i1, i2, i3;  
    input s1, s0;  
  
    assign out = s1 ? ( s0 ? i3 : i2) : (s0 ? i1 : i0) ;  
  
endmodule
```

Set mux function

Test Stimulus Code

Define the stimulus
module (no ports)

Declare variables to be
connected to inputs

Declare output wire

Instantiated the multiplexer


Stimulate the inputs

set input lines


choose IN0

choose IN1

```
module stimulus;  
    reg IN0, IN1, IN2, IN3;  
    reg S1, S0;  
  
    wire OUTPUT;  
  
    mux4_to_1 mymux(OUTPUT, IN0, IN1, IN2,  
                    IN3, S1, S0);  
  
    initial  
    begin  
        IN0 = 1; IN1 = 0; IN2 = 1; IN3 = 0;  
        #1 $display("IN0= %b, IN1= %b, IN2=  
                    %b, IN3= %b\n",IN0,IN1,IN2,IN3);  
  
        S1 = 0; S0 = 0;  
        #1 $display("S1 = %b, S0 = %b, OUTPUT = %b  
                    \n", S1, S0, OUTPUT);  
  
        S1 = 0; S0 = 1;  
        #1 $display("S1 = %b, S0 = %b, OUTPUT = %b  
                    \n", S1, S0, OUTPUT);  
    end  
endmodule
```



Simulation Waveform



Simulation Result

```

Simulation stopped at the end of time 0.
Ready: sim
IN0= 1, IN1= 0, IN2= 1, IN3= 0

S1 = 0, S0 = 0, OUTPUT = 1
S1 = 0, S0 = 1, OUTPUT = 0
S1 = 1, S0 = 0, OUTPUT = 1
S1 = 1, S0 = 1, OUTPUT = 0

16 State changes on observable nets.

Simulation stopped at the end of time 4.
Ready:

```

● Dataflow 4-bit Full Adder (Using Dataflow Operators)

Verilog Code

Define a 4-bit full adder	→	module fulladd4(sum, c_out, a, b, c_in);
I/O port declarations	→	output [3:0] sum; output c_out; input[3:0] a, b; input c_in;
Specify the function of a full adder	→	assign {c_out, sum} = a + b + c_in; endmodule

Test Stimulus Code


Define the stimulus (top level module)	→	module stimulus;
Set up variables	→	reg [3:0] A, B; reg C_IN; wire [3:0] SUM; wire C_OUT;
Instantiated the 4-bit full adder. call it FA1_4	→	fulladd4 FA1_4(SUM, C_OUT, A, B, C_IN);
Setup the monitoring for the signal values	→	initial begin \$monitor(\$time," A= %b, B=%b, C_IN= %b,, C_OUT= %b, SUM= %b\n", A, B, C_IN, C_OUT, SUM); end
Stimulate inputs	→	initial begin A = 4'd0; B = 4'd0; C_IN = 1'b0; #5 A = 4'd3; B = 4'd4; #5 A = 4'd2; B = 4'd5;

```

#5 A = 4'd2; B = 4'd5;
#5 A = 4'd9; B = 4'd9;
#5 A = 4'd10; B = 4'd15;
#5 A = 4'd10; B = 4'd5; C_IN = 1'b1;
end
endmodule

```

Simulation Waveform



Simulation Result

```

Simulation stopped at the end of time 0.
Ready: sim
    5 A= 0011, B=0100, C_IN= 0,, C_OUT= 0, SUM= 0111
    10 A= 0010, B=0101, C_IN= 0,, C_OUT= 0, SUM= 0111
    15 A= 1001, B=1001, C_IN= 0,, C_OUT= 1, SUM= 0010
    20 A= 1010, B=1111, C_IN= 0,, C_OUT= 1, SUM= 1001
    | 25 A= 1010, B=0101, C_IN= 1,, C_OUT= 1, SUM= 0000


    45 State changes on observable nets.

Simulation stopped at the end of time 25.
Ready:

```

● Dataflow 4-bit Full Adder with Carry Lookahead

Verilog Code



Assign carry
output

```
assign c_out = c4;  
  
endmodule
```

Test Stimulus Code

Define the stimulus (top
level module)

Set up variables


Instantiated the
4-bit full adder.
call it FA1_4

Setup the monitoring
for the signal values

Stimulate inputs

```
module stimulus;  
  
    reg [3:0] A, B;  
    reg C_IN;  
    wire [3:0] SUM;  
    wire C_OUT;  
  
    fulladd4 FA1_4(SUM, C_OUT, A, B, C_IN);  
  
    initial  
    begin  
        $monitor($time," A= %b, B=%b,  
C_IN= %b,, C_OUT= %b, SUM= %b\n",  
A, B, C_IN, C_OUT, SUM);  
    end  
  
    initial  
    begin  
        A = 4'd0; B = 4'd0; C_IN = 1'b0;  
        #5 A = 4'd3; B = 4'd4;  
        #5 A = 4'd2; B = 4'd5;  
        #5 A = 4'd9; B = 4'd9;  
        #5 A = 4'd10; B = 4'd15;  
        #5 A = 4'd10; B = 4'd5; C_IN = 1'b1;  
    end  
  
endmodule
```

Simulation Waveform



Simulation Result

```

Simulation stopped at the end of time 0.
Ready: sim
  5 A= 0011, B=0100, C_IN= 0,, C_OUT= 0, SUM= 0111
 10 A= 0010, B=0101, C_IN= 0,, C_OUT= 0, SUM= 0111
 15 A= 1001, B=1001, C_IN= 0,, C_OUT= 1, SUM= 0010
 20 A= 1010, B=1111, C_IN= 0,, C_OUT= 1, SUM= 1001
 25 A= 1010, B=0101, C_IN= 1,, C_OUT= 1, SUM= 0000


 71 State changes on observable nets.


Simulation stopped at the end of time 25.
Ready:

```


● Dataflow Ripple Counter

Verilog Code





Test Stimulus Code




```

#400 $finish;
end

endmodule

```

Simulation Waveform



Simulation Result

Simulation stopped at the end of time 0.
Ready: sim

Time	Count	Q	Clear
34	Count	Q = 0000	Clear= 0
40	Count	Q = 0001	Clear= 0
60	Count	Q = 0010	Clear= 0
80	Count	Q = 0011	Clear= 0
100	Count	Q = 0100	Clear= 0
120	Count	Q = 0101	Clear= 0
140	Count	Q = 0110	Clear= 0
160	Count	Q = 0111	Clear= 0
180	Count	Q = 1000	Clear= 0
200	Count	Q = 1001	Clear= 0
220	Count	Q = 1010	Clear= 0
234	Count	Q = 0000	Clear= 1
284	Count	Q = 0000	Clear= 0
300	Count	Q = 0001	Clear= 0
320	Count	Q = 0010	Clear= 0
340	Count	Q = 0011	Clear= 0