Chapter 4 Dataflow Modeling

Dataflow modeling provides a powerful way to implement a design. Verilog allows a design processes data rather than instantiation of individual gates. Dataflow modeling has become a popular design approach as logic synthesis tools have become sophisticated. This approach allows the designer to concentrate on optimizing the circuit in terms of data flow.

4.1 Continuous Assignments

A **continuous assignment** is the most basic statement in dateflow modeling, used to drive a value onto a net, A continuous assignment replaces gates in the description of the circuit and describes the circuit at a higher level of abstraction. A continuous assignment statement starts with the keyword **assign**.

```
//Syntax of assign statement in the simplest form < continuous_assign > : : = assign < drive_strength > ? < delay > ? < list_of_assignments > ;
```

```
Continuous assign. out is a net. i1 and i2 are nets.

Example of Continuous Assignment


assign out = i1 & i2;

Concatenation . Left-hand side is a concatenation of a scalar net and a vector net.

assign { c_out , sum[3:0] } = a [3:0] + b [3:0] + c_in;
```

4.1.1 Implicit Continuous Assignment

Instead of declaring a net and then writing a continuous assignment on the net. Verilog provides a shortcut by which a continuous assignment can be placed on a net when it is declared. There can be only one implicit declaration assignment per net because a net is declared only once.



4.2 Delays

Delay value control the time between the change in a right-hand-side operand and when the new value is assigned to the left-hand-side.

4.2.1 Regular Assignment Delay


The first method is to assign a delay value in a continuous assignment statement. The delay value is specified after the keyword **assign**.


Ex1. Regular Assignment Delay program


1. This example is show inertial delay. The waveform is generated by Simulate the assign statement. It shows the delay on signal out. Note the following changes. When signal in 1 and in 2 go high at time 20, out goes to a high 10 time units Later (time = 30).

- 2. When in 1 goes to low at 60, out changes to low at 70.
- 3. However, in 1 changes to high at 100, but it goes down to low before 10 time units have elapsed.
- 4.Hence, at the time of recompilation, 10 units after time 100, in 1 is 0. Thus, out gets the value 0. A pulse of width less than the specified assignment delay is not propagated to the output.

Verilog Code









4.2.2 Implicit Continuous Assignment Delay


An equivalent method is using an implicit continuous assignment to specify both a delay and an assignment on the net.

Ex2. Implicit Continuous Assignment





Simulation Waveform





4.2.3 Net Declaration Delay


A delay can be specified on a net when it is declared without putting a continuous assignment on the net. If a delay is specified on a net out, then any value change applied to the net out is delayed accordingly. Net declaration delays can also be used in gate-level modeling.


Ex3. Net Declaration Delay program

Verilog Code









4.3 Expressions, Operators, and Operands

Dataflow modeling describes the design in terms of expressions instead of primitive gates. **expressions, operators,** and **operands** form the basis of dataflow modeling .


4.3.1 Expressions

Expressions are constructs that combine operators and operands to produce a result.

```
//Examples of expressions . Combine operators and operands a ^ b  addr1[20:17] + addr2[20:17] \\ in1 \mid in2
```

4.3.2 Operands

Operands can be any one of the data types. Some constructs will take only certain types of operands.



4.3.3 Operators


The operator act on the operands to produce desired results. Verilog provides various types of operators.


Operator	Operator	Operation	Number of
Type	Symbol	Performed	Operands
Arithmetic	*	Multiply	Two
	/	Divide	Two
	+	Add	Two
	-	Subtract	Two
	%	Modulus	Two
Logical	!	Logical negation	One
	&&	Logical and	Two
		Logical or	Two
Relational	>	Greater than	Two
	<	Less than	Two
	>=	Greater than or equal	Two
	<=	Less than or equal	Two
Equality	==	Equality	Two
1 3	!=	Inequality	Two

	===	Case equality	Two
	!==	Case inequality	Two
Bitwise	~	Bitwise negation	One
	&	Bitwise and	Two
		Betwise or	Two
	^	Bitwise xor	Two
	^~ or ~^	Bitwise xnor	Two
Reduction	&	Reduction and	One
	~&	Reduction nand	One
		Reduction or	One
	~	Reduction nor	One
	^	Reduction xor	One
	^~ or ~^	Reduction nxor	One
Shift	>>	Right shift	Two
	<<	Left shift	Two
Concatenation	{ }	Concatenation	Any number
Replication	{ { } }	Replication	Any number
Conditional	?:	Conditional	three


4.4 Examples

• Dataflow 4-to-1 Multiplexer (Using Logic Equations)





```
end
endmodule
```



Simulation Result

```
Simulation stopped at the end of time 0.

Ready: sim
INO= 1, IN1= 0, IN2= 1, IN3= 0

S1 = 0, S0 = 0, OUTPUT = 1

S1 = 0, S0 = 1, OUTPUT = 0

S1 = 1, S0 = 0, OUTPUT = 1


S1 = 1, S0 = 1, OUTPUT = 0


16 State changes on observable nets.


Simulation stopped at the end of time 4.


Ready:
```

• Dataflow 4-to-1 Multiplexer (Using Conditional Operators)









Simulation Result

```
Simulation stopped at the end of time 0.

Ready: sim
IN0= 1, IN1= 0, IN2= 1, IN3= 0

S1 = 0, S0 = 0, OUTPUT = 1

S1 = 0, S0 = 1, OUTPUT = 0

S1 = 1, S0 = 0, OUTPUT = 1

S1 = 1, S0 = 1, OUTPUT = 0


16 State changes on observable nets.


Simulation stopped at the end of time 4.

Ready:
```

• Dataflow 4-bit Full Adder (Using Dataflow Operators)

Verilog Code





```
#5 A = 4'd2; B = 4'd5;


#5 A = 4'd9; B = 4'd9;

#5 A = 4'd10; B = 4'd15;

#5 A = 4'd10; B = 4'd5; C_IN = 1'b1;

end

endmodule
```



Simulation Result

```
Simulation stopped at the end of time 0.

Ready: sim
5 A= 0011, B=0100, C_IN= 0,, C_OUT= 0, SUM= 0111

10 A= 0010, B=0101, C_IN= 0,, C_OUT= 0, SUM= 0111

15 A= 1001, B=1001, C_IN= 0,, C_OUT= 1, SUM= 0010

20 A= 1010, B=1111, C_IN= 0,, C_OUT= 1, SUM= 1001


| 25 A= 1010, B=0101, C_IN= 1,, C_OUT= 1, SUM= 0000


45 State changes on observable nets.


Simulation stopped at the end of time 25.


Ready:
```

Dataflow 4-bit Full Adder with Carry Lookahead









Simulation Result


```
Simulation stopped at the end of time 0.


Ready: sim
5 A= 0011, B=0100, C_IN= 0,, C_OUT= 0, SUM= 0111
10 A= 0010, B=0101, C_IN= 0,, C_OUT= 0, SUM= 0111
15 A= 1001, B=1001, C_IN= 0,, C_OUT= 1, SUM= 0010
20 A= 1010, B=1111, C_IN= 0,, C_OUT= 1, SUM= 1001
25 A= 1010, B=0101, C_IN= 1,, C_OUT= 1, SUM= 0000
71 State changes on observable nets.

Simulation stopped at the end of time 25.

Ready:
```


Dataflow Ripple Counter





```
Top level stimulus _____
                        module stimulus;
 module
                        reg CLOCK, CLEAR;
                         wire [3:0] Q;
   Declare variables
   for stimulating
   input
                         initial
                             $monitor($time, " Count Q = %b Clear=
                         %b", Q[3:0],CLEAR);
                         initial
                             $gr_waves( "clk", CLOCK,
                                      "Clear", CLEAR,
                                      "Q", Q[3:0],
                                      "Q0", Q[0],
                                      "Q1", Q[1],
                                      "Q2", Q[2],
                                      "Q3", Q[3]);
 Instantiated the
 design block
                        counter c1(Q, CLOCK, CLEAR);
                        ⊾initial
 Stimulate the_
                         begin
 Clear Signal
                             CLEAR = 1'b1;
                             #34 CLEAR = 1'b0;
                             #200 CLEAR = 1'b1;
                             #50 CLEAR = 1'b0;
                         end
 Setup the clock to
 toggle every 10 time
                        initial
 units
                         begin
                             CLOCK = 1'b0;
                             forever #10 CLOCK = ~CLOCK;
                         end
Finish the
simulation at
                        initial
time 200
                         begin
```

```
#400 $finish;
end
endmodule
```



Simulation Result

```
Simulation stopped at the end of time 0.
Ready: sim
                   34 Count Q
                                 0000 Clear=
                            Q
                                      Clear=
                            Q
                            Q
                                      Clear=
                  120 Count Q
                  160 Count
                            Q
                  180 Count
                            Q
                                      Clear=
                                 1000
                  200 Count
                            Q
                                 1001
                  220 Count
                                 1010 Clear=
                  234 Count
                  284 Count
                            Q
                                 0000 Clear=
                  300 Count
                            Q
                  320 Count
                                 0010 Clear=
                            Q
                  340 Count Q =
                                 0011 Clear=
```