

Computer Architecture Research with RISC-V

Krste Asanovic UC Berkeley, RISC-V Foundation, & SiFive Inc.

krste@berkeley.edu www.riscv.org

CARRV, Boston, MA October 14, 2017





Only Two Big Mistakes Possible when Picking Research ISA

- Design your own
- Use someone else's



Promise of using commercially popular ISAs for research

- Ported applications/workloads to study
- Standard software stacks (compilers, OS)
- Real commercial hardware to experiment with
- Real commercial hardware to validate models with
- Existing implementations to study / modify
- Industry is more interested in your results



Types of projects and standard ISAs used by me or my group in last 30 years

- Experiments on real hardware platforms:
 - Transputer arrays, SPARC workstations, MIPS workstations,
 POWER workstations, ARMv7 handhelds, x86 desktops/ servers
- Research chips built around modified MIPS ISA:
 - TO, IRAM, STC1, Scale, Maven
- FPGA prototypes/simulations using various ISAs:
 - RAMP Blue (modified Microblaze), RAMP Gold/ DIABLO (SPARC v8)
- Experiments using software architectural simulators:
 - SimpleScalar (PISA), SMTsim (Alpha), Simics (SPARC,x86),
 Bochs (x86), MARSS (x86), Gem5(SPARC), PIN (Itanium, x86),

...

And of course, other groups used some others too.



Realities of using standard ISAs

- Everything only works if you don't change anything
 - Stock binary applications
 - Stock libraries
 - Stock compiler
 - Stock OS
 - Stock hardware implementation
- Add a new instruction, get a new non-standard ISA!
 - Need source code for the apps and recompile
 - Impossible for most real interesting applications
 - Need a new compiler?
 - Large amount of work unless just an intrinsic
- Change ISA or even just microarchitecture, need a new implementation
 - Vendors won't give you theirs to modify



Building a new implementation of standard ISA

- To really get advantage of existing software, need to build whole stack
- Interesting apps use large standard libraries
- Large standard libraries depend on standard OS
- Standard OS depends on standard privileged hardware architecture
- Need to implement all of complex ISA including privileged architecture (or fake it)
- There was an old woman who swallowed a fly...



ISA Vitality Chart

- Officially dead:
 - Transputer
 - Alpha
- Niche
 - Microblaze
- Not officially dead, but starting to smell bad:
 - Itanium
 - MIPS
 - SPARC
 - POWER
- Alive and well:
 - AMD64 (x86)
 - ARM Thumb/Thumb2/v7/v8



Surviving Popular ISAs are too complex

- No redeeming technical reasons for complexity
- Too much has to be implemented just to try to reuse software
- In particular, make poor base ISA for accelerators
 - Little opcode space left, or already at 15-byte instructions
 - Supporting base ISA too much area/power/design time



Surviving popular proprietary ISAs forbid sharing RTL implementations

- Claim: Without shared RTL implementations, arch community cannot make reproducible, scientifically validated progress on processor design
- Therefore: Community cannot use popular proprietary ISAs to make real progress in generalpurpose processor design



RISC-V Origin Story

- x86 impossible –IP issues, too complex
- ARM mostly impossible no 64-bit, IP issues, complex
- So we started "3-month project" in summer 2010 to develop our own clean-slate ISA
 - Andrew Waterman, Yunsup Lee, Dave Patterson, Krste
 Asanovic principal designers
- Four years later, we released frozen base user spec
 - First public specification released in May 2011
 - Many tapeouts and several publications along the way

Why are outsiders complaining about changes to RISC-V in Berkeley classes?



What's Different about RISC-V?

- Simple
 - Far smaller than other commercial ISAs
- Clean-slate design
 - Clear separation between user and privileged ISA
 - Avoids µarchitecture or technology-dependent features
- A modular ISA
 - Small standard base ISA
 - Multiple standard extensions
- Designed for extensibility/specialization
 - Variable-length instruction encoding
 - Vast opcode space available for instruction-set extensions
- Stable
 - Base and standard extensions are frozen
 - Additions via optional extensions, not new versions



RISC-V Base Plus Standard Extensions

- Four base integer ISAs
 - RV32E, RV32I, RV64I, RV128I
 - RV32E is 16-register subset of RV32I
 - Only <50 hardware instructions needed for base
- Standard extensions
 - M: Integer multiply/divide
 - A: Atomic memory operations (AMOs + LR/SC)
 - F: Single-precision floating-point
 - D: Double-precision floating-point
 - G = IMAFD, "General-purpose" ISA
 - Q: Quad-precision floating-point
- All the above are a fairly standard RISC encoding in a fixed 32-bit instruction format
- Above user-level ISA components frozen in 2014
 - Supported forever after



Byte Address:

Variable-Length Encoding

16-bit (aa \neq 11) xxxxxxxxxxxaa 32-bit (bbb \neq 111) xxxxxxxxxxbbb11 XXXXXXXXXXXXXX xxxxxxxxxx011111 48-bit XXXXXXXXXXXXXX $\cdots xxxx$ xxxxxxxxx0111111 64-bit $\cdot \cdot \cdot xxxx$ XXXXXXXXXXXXXX xnnnxxxxx1111111 (80+16*nnn)-bit, $nnn \neq 111$ $\cdots xxxx$ XXXXXXXXXXXXX x111xxxxx1111111 Reserved for >192-bits $\cdot \cdot \cdot xxxx$ XXXXXXXXXXXXXX base+4base+2base

- Extensions can use any multiple of 16 bits as instruction length
- Branches/Jumps target 16-bit boundaries even in fixed 32-bit base
 - Consumes 1 extra bit of jump/branch address



"C": Compressed Instruction Extension


- Compressed code important for:
 - low-end embedded to save static code space
 - high-end commercial workloads to reduce cache footprint



- Some 2-address forms with all 32 registers
- More 2-address forms with most frequent 8 registers
- 1 compressed instruction expands to 1 base instruction
 - Assembly lang. programmer & compiler oblivious
 - RVC ⇒ RVI decoder only ~700 gates (~2% of small core)
- All original 32-bit instructions retain encoding but now can be 16-bit aligned
- 50%-60% instructions compress ⇒ 25%-30% smaller



SPECint2006 compressed code size with save/restore optimization (relative to "standard" RVC)



- RISC-V now smallest ISA for 32- and 64-bit addresses
- All results with same GCC compiler and options



RV32I



1

Base Integer Instructions (32 64 128)											
Category Name	Fmt	RV{32 6	4 128)I Base								
Loads Load Byte	I	LB	rd,rs1,imm								
Load Halfword	I	LH	rd,rs1,imm								
Load Word	I	$L\{W D Q\}$	rd,rs1,imm								
Load Byte Unsigned	I	LBU	rd,rs1,imm								
Load Half Unsigned	I	L{H W D}U	rd,rs1,imm								
Stores Store Byte	S	SB	rs1,rs2,imm								
Store Halfword	S	SH	rs1,rs2,imm								
Store Word	S	$S\{W D Q\}$	rs1,rs2,imm								
Shifts Shift Left	R	SLL{ W D}	rd,rs1,rs2								
Shift Left Immediate	I	SLLI{ W D}	rd,rs1,shamt								
Shift Right	R	SRL{ W D}	rd,rs1,rs2								
Shift Right Immediate	I	SRLI{ W D}	rd,rs1,shamt								
Shift Right Arithmetic		SRA{ W D}	rd,rs1,rs2								
Shift Right Arith Imm	I	SRAI{ W D}									
Arithmetic ADD	R	ADD{ W D}	rd,rs1,rs2								
ADD Immediate	I	ADDI{ W D}	rd,rs1,imm								
SUBtract	R	SUB{ W D}	rd,rs1,rs2								
Load Upper Imm	U	LUI	rd,imm								
Add Upper Imm to PC	U	AUIPC	rd,imm								
Logical XOR	R	XOR	rd,rs1,rs2								
XOR Immediate		XORI	rd,rs1,imm								
OR	R	OR	rd,rs1,rs2								
OR Immediate		ORI	rd,rs1,imm								
AND	R	AND	rd,rs1,rs2								
AND Immediate	I	ANDI	rd,rs1,imm								
Compare Set <	R	SLT	rd,rs1,rs2								
Set < Immediate	I	SLTI	rd,rs1,imm								
Set < Unsigned		SLTU	rd,rs1,rs2								
Set < Imm Unsigned	I	SLTIU	rd,rs1,imm								
Branches Branch =	SB	BEQ	rs1,rs2,imm								
Branch ≠	_	BNE	rs1,rs2,imm								
Branch <		BLT	rs1,rs2,imm								
Branch ≥		BGE	rs1,rs2,imm								
Branch < Unsigned		BLTU	rs1,rs2,imm								
Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm								
Jump & Link J&L	UJ	JAL	rd,imm								
Jump & Link Register	I	JALR	rd,rs1,imm								
Synch Synch thread	I	FENCE									
Synch Instr & Data	I	FENCE.I									
System System CALL	I	SCALL									
System BREAK		SBREAK									
Counters ReaD CYCLE		RDCYCLE	rd								
		RDCYCLEH	rd								
ReaD CYCLE upper Half		RDTIME	rd								
ReaD TIME											
ReaD TIME ReaD TIME upper Half	I	RDTIMEH	rd								
ReaD TIME	I I	RDTIMEH RDINSTRET RDINSTRETH	rd								

2

3 RISC-V Reference Card 4

+14 Privileged

+ 8 for M

+ 34 for F, D, Q

+ 46 for C

+ 11 for A

32-bit Instruction Formats

R	31	30	25	24	21	20	19	15	14	12 11	8	7	6	0
	ft	nct7			rs2		rs	1	funct	3	ro	i	opc	ode
1				rs	1	funct	3	ro	i	opc	ode			
S	imr	n[11:5]			rs2		rs	1	funct	3	imm	[4:0]	opco	ode
SB	imm[12]	imm[1	0:5]		rs2		rs	1	funct	3 im	m[4:1]	imm[11]	opc	ode
U			m[31:1	[2]					ro	i	opc	ode		
UJ	imm[20]	ir	mm[10):1]	ir	nm[11]	i	mm[1	9:12]		ro	i	opc	ode



RV32I / RV64I / RV128I + M, A, F, D, Q, C

₹ F	215	5C-\	(2)				3	RISC-V	Refe	renc	e Card ④
Base Integer I	nstr	uctions (3	2 64 128)	RV Privi	ileged Ins	tructions	(32 64 128)	3 Optional	FP Ex	cten	nsions: RV32	${F D Q}$	Optional (Compress	ed Instr	uctions: RVC
Category Name	Fmt	RV{32 6	54 128)I Base	Category	Name	Fmt RV mi	nemonic	Category N	ame F	mt	$RV{F D Q}$ (I	HP/SP,DP,QP)	Category Na	me F	mt	RVC
Loads Load Byte	I	LB	rd,rsl,imm	CSR Access	Atomic R/W	/ R CSRRW	rd,csr,rs1	Load	Load	I F	FL{W,D,Q}	rd,rs1,imm	Loads Lo	ad Word (CL C.LW	rd',rs1',imm
Load Halfword	1	LH	rd,rsl,imm	Atomic F	Read & Set Bit	t R CSRRS	rd,csr,rs1	Store	Store	S F	FS{W,D,Q}	rs1,rs2,imm	Loa	d Word SP	CI C.LWSP	rd,imm
Load Word	1	L(W D Q)	rd,rsl,imm	Atomic Rea	ad & Clear Bit	t R CSRRC	rd,csr,rs1	Arithmetic			FADD.{S D Q}	rd,rs1,rs2	Lo	ad Double (CL C.LD	rd',rs1',imm
Load Byte Unsigned	I	LBU	rd,rs1,imm	Ato	mic R/W Imm	R CSRRW	I rd,csr,imm	SUB	ract	RF	FSUB.{S D Q}	rd,rs1,rs2	Load		CI C.LWSP	
Load Half Unsigned	1	L(H W D)U		Atomic Read 8	-						FMUL.{S D Q}	rd,rs1,rs2			CL C.LQ	rd',rs1',imm
Stores Store Byte	S	SB	rs1,rs2,imm	Atomic Read & 0							FDIV.{S D Q}	rd,rs1,rs2		-	CI C.LOSP	
Store Halfword	S	SH	rs1,rs2,imm	Change Level				SQuare I			FSQRT. {S D Q}	rd,rs1		-	CL C.LBU	rd',rs1',imm
Store Word		S(W D Q)	rs1,rs2,imm	_	nt Breakpoint			Mul-Add Multiply			FMADD.{S D Q} 1			-	CL C.FLW	rd',rs1',imm
Shifts Shift Left	R		rd,rs1,rs2	1	nment Return			Multiply-SUB			FMSUB.{S D Q}				CL C.FLD	rd',rs1',imm
Shift Left Immediate	I		rd,rs1,shamt	Trap Redirect				Negative Multiply-SUB			FMNSUB. {S D Q}				CI C.FLWS	
Shift Right	R		rd,rs1,rs2	Redirect Trap	-			Negative Multiply-			FMNADD.{S D Q}		Float Load		CI C.FLDS	
Shift Right Immediate	I		rd,rs1,shamt	Hypervisor Trap	* * *			Sign Inject SiGN s			FSGNJ.{S D Q}				CS c.sw	rs1',rs2',imm
Shift Right Arithmetic	R		rd,rs1,rs2	Interrupt Wa				Negative SiGN so			FSGNJN.{S D Q}				SS c.swsp	
Shift Right Arith Imm	I		rd,rs1,shamt		ervisor FENCE		E.VM rs1	Xor SiGN so			FSGNJX.{S D Q}				CS C.SD	rs1',rs2',imm
Arithmetic ADD	R		rd,rs1,rs2	Ontional	Multiply-D		nsion: RV32M			_	FMIN. {S D Q}	rd,rs1,rs2	Store	Double SP C	SS c.sdsp	
ADD Immediate	I		rd,rsl,imm	Category	Name Fmt		2M (Mult-Div)	MAXir	-		FMAX.{S D Q}	rd,rs1,rs2			CS c.so	rs1',rs2',imm
SUBtract	R	SUB(W D)	rd,rs1,rs2		MULtiply R	MUL(W D)	rd,rs1,rs2	Compare Compare F			FEQ. {S D Q}	rd,rs1,rs2	1	-	SS c.sqsp	
Load Upper Imm	U	LUI	rd,imm	MULtiply up		MULH	rd,rs1,rs2	Compare Flo			FLT. (S D Q)	rd,rs1,rs2		-	SS c.FSW	rd',rs1',imm
Add Upper Imm to PC		AUIPC	rd,imm	MULtiply Half S		MULHSU	rd,rs1,rs2	Compare Flo			FLE. {S D Q}	rd,rs1,rs2			SS C.FSD	rd',rs1',imm
Logical XOR	R	XOR	rd,rs1,rs2	MULtiply upper h		MULHU	rd,rs1,rs2	Categorize Classify			FCLASS.{S D Q}				SS C.FSWS	
XOR Immediate	I	XORI	rd,rs1,rs2	Divide	DIVide R	DIV(W D)	rd,rs1,rs2	Move Move from Int			FMV.S.X	rd,rs1	1	Double SP C		•
	R	OR		DIVide U		DIVU	rd,rs1,rs2	Move to Int			FMV.X.S	rd,rs1	Arithmetic		CR C.ADD	
OR Idiabate	I	ORI	rd,rs1,rs2	RemainderRE		REM(W D)	rd,rs1,rs2	Convert Convert fro	-,7		FCVT.{S D Q}.W				CR C.ADDW	rd,rs1
OR Immediate AND	R	AND	rd,rs1,imm rd,rs1,rs2			REMU(W D)					FCVI.{S D Q}.W				CI C.ADDI	rd',rs2' rd,imm
				i e				Convert from Int Unside			FCVI. (5 D Q) . W					•
AND Immediate	1	ANDI	rd,rs1,imm			_	extension: RVA	Convert to							CI C.ADDI	·
Compare Set <	R	SLT	rd,rs1,rs2	Category	Name Fmt		4 128}A (Atomic)	Convert to Int Unsig			FCVT.WU.{S D Q	•				16SP x0,imm
Set < Immediate	I	SLTI	rd,rs1,imm	Load Load R		LR. {W D O		Configuration Read			FRCSR	rd		P Imm * 4 C		•
Set < Unsigned	R	SLTU	rd,rs1,rs2	Store Store Co		SC. {W D Q		Read Rounding N			FRRM	rd			CI C.LI	rd,imm
Set < Imm Unsigned	I	SLTIU	rd,rs1,imm	Swap		_	W D Q} rd,rs1,rs2	Read F			FRFLAGS	rd	Load U		CI C.LUI	rd,imm
Branches Branch =	SB	BEQ	rs1,rs2,imm	Add	ADD R		D Q} rd,rs1,rs2	Swap Status			FSCSR	rd,rs1			CR C.MV	rd,rs1
Branch ≠	SB	BNE	rs1,rs2,imm	Logical	XOR R	AMOXOR. (W		Swap Rounding N		RF		rd,rs1			CR c.suB	rd',rs2'
Branch <	SB		rs1,rs2,imm	l	AND R	AMOAND. (W		Swap F			FSFLACE	rd,rs1			CR C.SUBW	
Branch ≥	SB	BGE	rs1,rs2,imm	Min /Many N	OR R	AMOOR. {W		Swap Rounding Mode		IF	FSRMI	rd,imm	Logical	_	CS C.XOR	rd',rs2'
Branch < Unsigned	SB		rs1,rs2,imm		INimum R	AMOMIN. (W		Swan Flans	mm	IF	FSFT.AGST	rd.imm			CS C.OR	rd',rs2'
Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm	II .	AXimum R	AMOMAX. {W		_ ^ 4				>>/			CS C.AND	rd',rs2'
Jump & Link J&L	UJ	JAL	rd,imm	MINimum U			W D Q} rd,rs1,rs2	<i>6</i> /l	J		11 116	1 (/			CB C.ANDI	rd',rs2'
Jump & Link Register	I	JALR	rd,rs1,imm	MAXimum U	Insigned R	AMOMAXU. (W D Q} rd,rs1,rs2		ו רי		D C	X (/	Shifts Shift		CI c.slli	rd,imm
Synch Synch thread	Ι	FENCE							•			٠,	Shift Right I	mmediate (CB C.SRLI	rd',imm
Synch Instr & Data	I	FENCE.I						40		c r		\bigcirc	Shift Right	Arith Imm	CB C.SRAI	rd',imm
System System CALL	Ι	SCALL						1 17	X.	J þ	⊢ 11) 1	<i>(</i>) (Branches B	Branch=0	CB C.BEQZ	rs1',imm
System BREAK	I	SBREAK		16-bit (RVC)	and 32-bit	Instruction	n Formats		יט	١١	FIDI	W (Branch≠0 (CB C.BNEZ	rs1',imm
Counters ReaD CYCLE	I	RDCYCLE	rd							·		٠,	Jump	Jump (CJ C.J	imm
ReaD CYCLE upper Half	I	RDCYCLEH	rd	CI 15 14 13 1 funct4	2 11 10 9 8 rd/rs1	7 6 5 4 3 rs2	on						Jum	p Register (CR C.JR	rd,rs1
ReaD TIME	I	RDTIME	rd	CSS funct3 im		imm	op R 31	30 25 24 21 2 funct7 rs2				7 6 0 rd opcode	Jump & Link	J&L (CJ C.JAL	imm
ReaD TIME upper Half	I	RDTIMEH	rd	CIW funct3	imm	rs2	op I	funct7 rs2 imm[11:0]		rs1		rd opcode rd opcode	Jump & Lin	k Register (CR C.JALR	rs1
ReaD INSTR RETired	I	RDINSTRET	rd	CL funct3 funct3	imm rs1	rd L' imm rd		mm[11:5] rs2		rs1		n[4:0] opcode	System En	v. BREAK	CI C.EBRE	AK
ReaD INSTR upper Half	I	RDINSTRETH	rd	CS funct3	imm rs1		op op	2] imm[10:5] rs2	_	rs1		imm[11] opcode				

CB funct3 offset rs1'

opcode



RV32I / RV64I / RV128I + M, A, F, D, Q, C RISC-V "Green Card"

R/F	?! ?	5C-\	(2				3	RISC-V Reference	ce Card 4
Base Integer I	nstr	uctions (3)	2 64 128)	RV Privileged Ins	tructions (32)	64 128)	3 Optional FP	Ext	ensions: RV32{	F D Q	Optional Compressed Inst	ructions: RVC
Category Name	Fmt	RV{32 6	54 128)I Base	Category Name	Fmt RV mnemoi	nic	Category Name	e Fm	$RV{F D Q}$ (H	HP/SP,DP,QP)	Category Name Fmt	RVC
Loads Load Byte	Ι	LB	rd,rs1,imm	CSR Access Atomic R/W	R CSRRW	rd,csr,rs1	Load Loa	ac I	FL{W,D,Q}	rd,rs1,imm	Loads Load Word CL C.LW	rd',rs1',imm
Load Halfword	Ι	LH	rd,rs1,imm	Atomic Read & Set Bit	R CSRRS	rd,csr,rs1		re S	FS{W,D,Q}	rs1,rs2,imm	Load Word SP CI C.LWS	P rd,imm
Load Word	Ι	L{W D Q}	rd,rs1,imm	Atomic Read & Clear Bit	R CSRRC			D R	FADD.{S D Q}	rd,rs1,rs2	Load Double CL C.LD	rd',rsl',imm
Load Byte Unsigned	Ι	LBU	rd,rs1,imm	Atomic R/W Imm	R CSRRWI	rd,csr,imm	SUBtrac			rd,rs1,rs2	Load Double SP CI C.LWS	P rd,imm
Load Half Unsigned	Ι	L{H W D}U	rd,rs1,imm	Atomic Read & Set Bit Imm	R CSRRSI	rd,csr,imm	MULtipl [,]	y R	FMUL. {S D Q}	rd,rs1,rs2	Load Quad CL C.LQ	rd',rs1',imm
Stores Store Byte	S	SB	rs1,rs2,imm	Atomic Read & Clear Bit Imm	R CSRRCI	rd,csr,imm	DIVid			rd,rs1,rs2	Load Quad SP CI C.LQS	P rd,imm
Store Halfword	S	SH	rs1,rs2,imm	Change Level Env. Call	R ECALL		SQuare Roo			rd,rs1	Load Byte Unsigned CL C.LBU	rd',rs1',imm
Store Word	S	S{W D Q}	rs1,rs2,imm	Environment Breakpoint	R EBREAK		Mul-Add Multiply-AD		FMADD.{S D Q} r	d,rs1,rs2,rs3	Float Load Word CL C.FLW	rd',rs1',imm
Shifts Shift Left	R	SLL{ W D}	rd,rs1,rs2	Environment Return	R ERET		Multiply-SUBtrac	t R	FMSUB.{S D Q}	rd,rs1,rs2,rs3	Float Load Double CL C.FLD	rd',rs1',imm
Shift Left Immediate	Ι	SLLI{ W D}	rd,rs1,shamt	Trap Redirect to Superviso	R MRTS		Negative Multiply-SUBtrac	t R	FMNSUB. {S D Q}	rd,rs1,rs2,rs3	Float Load Word SP CI C.FLW	
Shift Right	R	SRL{ W D}	rd,rs1,rs2	Redirect Trap to Hypervisor	R MRTH		Negative Multiply-ADI	D R	FMNADD. {S D Q}	rd,rs1,rs2,rs3	Float Load Double SP CI C.FLD	SP rd,imm
Shift Right Immediate	Ι	SRLI{ W D}	rd,rs1,shamt	Hypervisor Trap to Supervisor	R HRTS		Sign Inject SiGN source	ce R	FSGNJ.{S D Q}	rd,rs1,rs2	Stores Store Word CS C.SW	rs1',rs2',imm
Shift Right Arithmetic	R	SRA{ W D}	rd,rs1,rs2	Interrupt Wait for Interrup	R WFI		Negative SiGN source	e R	FSGNJN.{S D Q}	rd,rs1,rs2	Store Word SP CSS c.sws	P rs2,imm
Shift Right Arith Imm	Ι	SRAI{ W D}	rd,rs1,shamt	MMU Supervisor FENCE	R SFENCE.VM	rs1			FSGNJX.{S D Q}		Store Double CS C.SD	rs1',rs2',imm
Arithmetic ADD	R	ADD{ W D}	rd,rs1,rs2	Optional Multiply-L	Divide Extensio	n: RV32M	Min/Max MINimu	m R	FMIN. {S D Q}	rd,rs1,rs2	Store Double SP CSS c.sps	P rs2,imm
ADD Immediate	Ι	ADDI{ W D}	rd,rs1,imm	Category Name Fmt	RV32M (M	1ult-Div)	MAXimun	n R	FMAX.{S D Q}	rd,rs1,rs2	Store Quad CS C.SQ	rs1',rs2',imm
SUBtract	R	SUB{ W D}	rd,rs1,rs2	Multiply MULtiply R	MUL{ W D} rd	rs1,rs2	Compare Compare Float	t : R	FEQ. {S D Q}	rd,rs1,rs2	Store Quad SP CSS c.sos	P rs2,imm
Load Upper Imm	U	LUI	rd,imm	MULtiply upper Half R	MULH rd	,rs1,rs2	Compare Float	< R	FLT. {S D Q}	rd,rs1,rs2	Float Store Word CSS C.FSW	rd',rs1',imm
Add Upper Imm to PC	U	AUIPC	rd,imm	MULtiply Half Sign/Uns R	MULHSU rd	rs1,rs2	Compare Float s		FLE.{S D Q}	rd,rs1,rs2	Float Store Double CSS C.FSD	rd',rs1',imm
Logical XOR	R	XOR	rd,rs1,rs2	MULtiply upper Half Uns R	MULHU rd	rs1,rs2	Categorize Classify Ty	p R	FCLASS.{S D Q}	rd,rs1	Float Store Word SP CSS C.FSW	
XOR Immediate	Ι	XORI	rd,rs1,imm	Divide DIVide R	DIV{ W D} rd	rs1,rs2	Move Move from Intege	er R	FMV.S.X	rd,rs1	Float Store Double SP CSS C.FSD	SP rd,imm
OR	R	OR	rd,rs1,rs2	DIVide Unsigned R	DIVU rd	rs1,rs2	Move to Intege	r R	FMV.X.S	rd,rs1	Arithmetic ADD CR C.ADD	rd,rs1
OR Immediate	Ι	ORI	rd,rs1,imm	RemainderREMainder R	REM{ W D} rd	rs1,rs2	Convert Convert from I	nt R	FCVT.{S D Q}.W	rd,rs1	ADD Word CR C.ADD	W rd',rs2'
AND	R	AND	rd,rs1,rs2	REMainder Unsigned R	REMU{ W D} rd	rs1,rs2	Convert from Int Unsigne		FCVT.{S D Q}.WU		ADD Immediate CI C.ADD	I rd,imm
AND Immediate	Ι	ANDI	rd,rs1,imm	Optional Atomic Ins	struction Exten	sion: RVA	Convert to In	t R	FCVT.W.{S D Q}	rd,rs1	ADD Word Imm CI C.ADD	IW rd,imm
Compare Set <	R	SLT	rd,rs1,rs2	Category Name Fmt	RV{32 64 128	B}A (Atomic)	Convert to Int Unsigned	d R	FCVT.WU. {S D Q}	rd,rs1	ADD SP Imm * 16 CI C.ADD	I16SP x0,imm
Set < Immediate	Ι	SLTI	rd,rs1,imm	Load Load Reserved R	LR.{W D Q}	rd,rs1	Configuration Read Sta	at R	FRCSR	rd	ADD SP Imm * 4 CIW C.ADD	I4SPN rd',imm
Set < Unsigned	R	SLTU	rd,rs1,rs2	Store Store Conditiona R	SC.{W D Q}	rd,rs1,rs2	Read Rounding Mode	e R	FRRM	rd	Load Immediate CI C.LI	rd,imm
Set < Imm Unsigned	I	SLTIU	rd,rs1,imm	Swap SWAP R	AMOSWAP. {W D Q	} rd,rs1,rs2	Read Flag	s R	FRFLAGS	rd	Load Upper Imm CI C.LUI	rd,imm
Branches Branch =	SB	BEQ	rs1,rs2,imm	Add ADD R	AMOADD. {W D Q}	rd,rs1,rs2	Swap Status Reg	g R	FSCSR	rd,rs1	MoVe CR C.MV	rd,rs1
Branch ≠	SB	BNE	rs1,rs2,imm	Logical XOR R	AMOXOR. {W D Q}	rd,rs1,rs2	Swap Rounding Mode	e R	FSRM	rd,rs1	SUB CR C.SUB	rd',rs2'
Branch <	SB	BLT	rs1,rs2,imm	AND R	AMOAND. {W D Q}	rd,rs1,rs2	Swap Flag	s R	FSFLAGS	rd,rs1	SUB Word CR C.SUB	W rd',rs2'
Branch ≥	SB	BGE	rs1,rs2,imm	OR R	AMOOR. {W D Q}	rd,rs1,rs2	Swap Rounding Mode Imn	n I	FSRMI	rd,imm	Logical XOR CS C. XOR	rd',rs2'
Branch < Unsigned	SB	BLTU	rs1,rs2,imm	Min/Max MINimum R	AMOMIN. {W D Q}	rd,rs1,rs2	Swap Flags Imn	n I	FSFLAGSI	rd,imm	OR CS C.OR	rd',rs2'
Branch ≥ Unsigned	SB	BGEU	rs1,rs2,imm	MAXimum R	AMOMAX. {W D Q}	rd,rs1,rs2	3 Optional FP Ext	ensi	ions: RV{64 12	8}{F D Q}	AND CS C.AND	rd',rs2'
Jump & Link J&L	UJ	JAL	rd,imm	MINimum Unsigned R	AMOMINU. {W D Q		Category Name	e Fm	$RV{F D Q}$ (H	HP/SP,DP,QP)	AND Immediate CB C.AND	
Jump & Link Register	I	JALR	rd,rs1,imm	MAXimum Unsigned R	AMOMAXU. {W D Q		Move Move from Intege	er R	FMV. {D Q}.X	rd,rs1	Shifts Shift Left Imm CI C.SLL	· · · · · · · · · · · · · · · · · · ·
Synch Synch thread	I	FENCE						r R	FMV.X.{D Q}	rd,rs1	Shift Right Immediate CB C.SRL	
Synch Instr & Data	Ι	FENCE.I					Convert Convert from I			L T} rd,rs1	Shift Right Arith Imm CB C.SRA	
System System CALL	Ι	SCALL					Convert from Int Unsigne		FCVT. {S D Q}. {I		Branches Branch=0 CB C.BEQ	· · · · · · · · · · · · · · · · · · ·
System BREAK	I	SBREAK		16-bit (RVC) and 32-bit	Instruction Fori	mats			FCVT.{L T}.{S I	0 Q} rd,rs1	Branch≠0 CB C.BNE	
Counters ReaD CYCLE	Ι	RDCYCLE	rd				Convert to Int Unsigned		FCVT.{L T}U.{S		Jump Jump CJ C.J	imm
ReaD CYCLE upper Half	Ι	RDCYCLEH	rd	CI 15 14 13 12 11 10 9 8 funct4 rd/rs1		an a					Jump Register CR C.JR	rd,rs1
ReaD TIME	Ι	RDTIME	rd	CSS funct3 imm rd/rs1		p R 31	30 25 24 21 20	19	15 14 12 11 8	7 6 0	Jump & Link J&L CJ C.JAL	imm
ReaD TIME upper Half	I	RDTIMEH	rd	CIW funct3 imm		pp I	funct7 rs2 imm[11:0]	rs	s1 funct3 re s1 funct3 re		Jump & Link Register CR C.JAL	
ReaD INSTR RETired	I	RDINSTRET		funct3 imm		op s im	mm[11:0] m[11:5] rs2	_	s1 funct3 re s1 funct3 imm		System Env. BREAK CI C.EBR	
ReaD INSTR upper Half	Ι	RDINSTRETH				op and	imm[10:5] rs2		s1 funct3 imm[4:1]			
				CB funct3 offset rsl		DP U	imm[31:12]		ro	d opcode		18
						op UJ [imm[20]	imm[10:1] imm[11]	j	imm[19:12] ro	d opcode		10
											_	




Simplicity breeds Contempt

- How can simple ISA compete with industry monsters?
- How do measure ISA quality?
 - Static code bytes for program
 - Dynamic code bytes fetched for execution
 - Microarchitectural work generated for execution



Dynamic Bytes Fetched




- RV64GC is lowest overall in dynamic bytes fetched
 - Despite current lack of support for vector operations



Converting Instructions to Microops

Microops are measure of microarchitectural work performed



Multiple microinstructions from one macroinstruction Or one microinstruction from multiple macroinstructions



RISC-V Macro-Op Fusion Examples

"Load effective address LEA" &(array[offset])

```
slli rd, rs1, {1,2,3}
add rd, rd, rs2
```

"indexed load" M[rs1+rs2]

```
add rd, rs1, rs2
ld rd, 0(rd)
```


"clear upper word" // rd = rs1 & 0xffff_ffff

```
slli rd, rs1, 32
srli rd, rd, 32
```

- Can all be fused simply in decode stage
 - Many are expressible with 2-byte compressed instructions,
 so effectively just adds new 4-byte instructions
- RISC-V approach: prefer macroop fusion to larger ISA



RISC-V Competitive µarch Effort after Fusion





RISC-V ISA Quality

- Smallest static code size
- Fewest dynamic bytes fetched
- Comparable microarchitectural work per program
- While being the simplest ISA by far




UC Berkeley RISC-V Open-Source Core Generators

- Rocket: Family of In-order Cores
 - Supports 32-bit and 64-bit single-issue only
 - Similar in spirit to ARM Cortex M-series and A5/A7/A53
 - Now maintained by SiFive Inc.
- BOOM: Family of Out-of-Order Cores
 - Supports 64-bit single-, dual-, quad-issue
 - Similar in spirit to ARM Cortex A9/A15/A57




Rocket Chip Generator






UC Berkeley RISC-V Cores:

Seven 28nm & Six 45nm RISC-V Chips Tapeouts







- Open-Source RTL
- Arduino-Compatible
- Freedom E SDK
- Arduino IDE Environment
- Available for sale now!
- \$59

https://www.crowdsupply.com/sifive/hifive1 🤏



RISC-V is GREAT at Perf and Power

Microcontroller	CPU Core	CPU ISA	CPU Speed	DMIPs/MHz	Total Dhrystones	DMIPs/mW
Intel Curie Module	Intel Quark SE	x86	32 MHz	1.3	41.6	0.35
ATmega328P	AVR	AVR (8-bit)	16 MHz	0.30	5	0.10
ATSAMD21G18	ARM Cortex M0+	ARMv6-M	48 MHz	0.93	44.64	
Nordic NRF51	ARM Cortex M0	ARMv6-M	16 MHz	0.93	14.88	1.88
Freedom E310	SiFive E31	RISC-V RV32IMAC	200 MHz 320 MHz (max)	1.61	320.39	3.16

- 10x Faster Clock than Intel's Arduino 101 uController
- 11x More Dhrystones than ARM's Arduino Zero (ATSAMD21G18)
- 9x More Power Efficient than Intel Quark
- 2x More Power Efficient than ARM Cortex M0+





RISC-V Outside Berkeley


- Adopted as "standard ISA" for India
 - IIT-Madras \$90M funding to build 6 different open-source cores
 - C-DAC \$45M funding to build 2GHz quad-core
- NVIDIA selected RISC-V for on-chip microcontrollers
- LowRISC project based in Cambridge, UK producing opensource RISC-V Rocket-based SoCs
 - Led by Raspberry Pi co-founder, privately funded
- Andes announced 32-bit/64-bit core based on RISC-V
 - Other soft core conversions to come
- SiFive, Bluespec, Codasip, Cortus, Syntacore, + others have commercial soft cores available now
- DARPA mandating RISC-V in SSITH BAA
- Multiple commercial silicon implementations should be for sale later this year
- Many commercial big chip projects using small RISC-V cores
- Multiple commercial groups developing server-class cores



SiFIve U500 Application-Processor-Class Chip

Freedom U500 Base Platform Chip

~30mm2 in TSMC 28nm



- 1.5 GHz+ SiFive E51/U54 CPU
 - 1x E51: 16KB L1I\$ and 8KB DTIM
 - 4x U54: 32KB L1I\$ and 32KB L1D\$
 - ECC support
- Banked 2MB L2\$
 - ECC support
- 250M transistors
- FCBGA package
- TSMC 28HPC
- Development board available in Q1 2018



Software Ecosystem

- GCC, binutils upstreamed as of GCC 7.1
- Linux, glibc, gdb upstream in progress
- Fedora/RedHat ported >5,000 packages
- FreeBSD upstreamed as of 11.0
- LLVM upstream in progress
- QEMU user-mode upstream in progress, system-mode soon
- ZephyrOS, FreeRTOS ports
- Yocto embedded Linux distribution generator
- Jikes JVM port completed
- OpenJDK ported, HotSpot JVM JIT in progress
- Coreboot, Go ports by Google
- OpenOCD
- Gem5 port



RISC-V Foundation

- Mission statement
 - "to standardize, protect, and promote the free and open RISC-V instruction set architecture and its hardware and software ecosystem for use in all computing devices."
- Established as a 501(c)(6) non-profit corporation on August 3, 2015
- Rick O'Connor recruited as Executive Director
- First year, 41+ "founding" members.
- Now over 70 company members.
- Additional members welcome



Foundation Members (70+)

























Cryptography Research





Gold, Silver, Auditors:





































PROCESSOR









Foundation Working Groups (partial list)













SiFive









Privileged Spec

Vector

Base ISA / Opcode



Learning More about RISC-V

- Website riscv.org is primary resource
- Sign up for mailing lists/twitter at riscv.org
- 1st RISC-V workshop January 14-15, 2015, Monterey
- 2nd RISC-V workshop June 29-30, 2015, UC Berkeley
- 3rd RISC-V workshop January 5-6, 2016, Oracle, CA
- 4th RISC-V Workshop July 12-13, 2016, MIT, MA
- 5th RISC-V Workshop, November 29-30, 2016, Google, Mountain View, CA
- 6th RISC-V Workshop, July 8-11, 2017, Shanghai, China
- All workshops sold out!
- Material from all workshops at riscv.org



6th RISC-V Workshop May 2017, Shanghai, China



Milpitas, CA, hosted by Western Digital

COMPUTER ORGANIZATION AND DESIGN

THE HARDWARE/SOFTWARE INTERFACE



RISC-V EDITION

Available Now!

The new RISC-V Edition of Computer Organization and Design has been updated to feature the free and open RISC-V architecture, which is used to present the fundamentals of hardware technologies, assembly language, computer arithmetic. pigelining, memory hierarchies, and I/O.

With the post-PC era now upon us. Computer Organization and Design moves forward to explore this generational change with examples, exercises, and material highlighting the emergence of mobile computing and the Cloud. Updated centent featuring tablet computers. Cloud infrastructure, and the x86 (cloud computing) and ARM (mobile computing devices) architectures is included.

An online companion website provides links to RISC-V software tools, as well as additional advanced content for further study. appendices, glossary, references, and recommended reading.

ABOUT THE AUTHORS



David A. Patterson



John L. Hennessy






PATTERSON **HENNESSY**

> COMPUTER ORGANIZATION AND DES

RISC-V EDITION

COMPUTER ORGANIZA





M<

DAVID A. PATTERSON JOHN L. HENNESSY




Hennessy & Patterson, 6th Edition



- Also, RISC-V based
- Released December2017



RISC-V: Completing the Cycle



Open-source is key to keeping the virtuous cycle going



RISC-V Research Project Sponsors

- DoE Isis Project
- DARPA PERFECT program
- DARPA POEM program (Si photonics)
- STARnet Center for Future Architectures (C-FAR)
- Lawrence Berkeley National Laboratory
- Industrial sponsors (ParLab + ASPIRE)
 - Intel, Google, HPE, Huawei, LGE, NEC, Microsoft, Nokia, NVIDIA, Oracle, Samsung
- Intel Science and Technology Center on Agile Design

Modest RISC-V Project Goal

Become the industry-standard ISA for all computing devices