

P3.1 VS_μP – ALU Design

Lluís Terés

Instituto de Microelectrónica de Barcelona, IMB-CNM (CSIC)
Universitat Autònoma de Barcelona (UAB)

CONTENTS

P3.1

UAB
Universitat Autònoma
de Barcelona


1. ALU Capabilities and General Structure
2. ALU Components: Logic Design Approach
3. Global ALU Pseudo-code
4. Summary

ALU Capabilities and General Structure

P3.1

UAB
Universitat Autònoma
de Barcelona

VSμP ALU Design: Processing unit & updated ALU




Registers

R2, R1: General purpose registers.

Acc = R0: Special register useful as general purpose register but strongly related with ALU as it provides one of the operands.

ALU



ALU: performs a lot of arithmetic, logical and relational operations using the two input operands, A & B, and leaving the result on the bus "Out" which is connected to Bus-A ready to be stored in any internal register. Also the ALU flags (O,C,N,Z) are being updated by each operation.


O,C,N,Z flags: "Overflow", "Carry", "Negative" and "Zero" flags from ALU:

- Overflow: the result requires more bits than the representation capability of "Out" bus
- Carry: once operation done there is a carry bit after the most significant bit of "Out"
- Negative: the result in "Out" is a negative number
- Zero: the result in "Out" is "0...0"

ALU Capabilities and General Structure

P3.1

VSμP : ALU Operations and Flags



$\text{Out} \leq A \text{ OpAlu } B;$
 $O \leq '1'$ when "Overflow"
 $C \leq '1'$ when "Carry=1";
 $N \leq '1'$ when "Out negative";
 $Z \leq '1'$ when "Out=0...0";

#	OpALU	Mnemonic	Behaviour	Flags	Comments	
1	0000	NoOp	No oper.: $\text{OUT} \leq "0...0"$	Keep	Any operation is done	
2	0001	Addr	$\text{OUT} \leq A + B$	O, C, N, Z	Addition	Arithmetic
3	0010	Subt	$\text{OUT} \leq A - B$	O, C, N, Z	Subtraction	
4	0011	IncL	$\text{OUT} \leq A + '1'$	O, C, N, Z	Increment left operand A	
5	0100	IncR	$\text{OUT} \leq B + '1'$	O, C, N, Z	Increment right operand B	
6	0101	DecL	$\text{OUT} \leq A - '1'$	O, C, N, Z	Decrement left operand A	
7	0110	DecR	$\text{OUT} \leq B - '1'$	O, C, N, Z	Decrement right operand B	
8	0111	lAnd	$\text{OUT} \leq A \text{ and } B$	N, Z	Logical "and" of A & B	Logic
9	1000	lOr	$\text{OUT} \leq A \text{ or } B$	N, Z	Logical "or" of A & B	
10	1001	lNot	$\text{OUT} \leq \text{not } A$	N, Z	Logical "not" of A	
11	1010	ShtL	$\text{OUT} \leq \text{ShiftLeft } A$	C, N, Z	Shift A one position to left	Shift
12	1011	RotR	$\text{OUT} \leq \text{RotateRight } A$	N, Z	Rotate A one position to right	
13	1100	GoL	$\text{OUT} \leq A$	Keep	Left operand A to output	Data transfer
14	1101	GoR	$\text{OUT} \leq B$	Keep	Right operand B to output	
15	1110	Out0	$\text{OUT} \leq "0...0"$	N, Z	Put all output bits at '0'	
16	1111	Out1	$\text{OUT} \leq "1...1"$	C, N, Z	Put all output bits at '1'	


VS μ P : ALU Components

ALU: G^{al} Structure and Components

P3.1

UAB







Universitat Autònoma
de Barcelona



VS μ P : ALU Components

P3.1

ALU: Non Arithmetic Blocks






VS μ P : ALU Components

P3.1


UAB

Universitat Autònoma
de Barcelona

ALU: Logic Operators



ALU: No Operation




VS μ P : ALU Components

P3.1

UAB
Universitat Autònoma
de Barcelona


ALU: Arithmetic Operators



- Six different operations using operands of “m” bits
- Each involving one adder or one subtractor
- Outputs of each module:
 - result of “m” bits
 - “1” carry out (Cout=C_{m-1}) bit → 1+m bits
 - “1” carry bit (C_{m-2}) to compute “Overflow = C_{m-1} orex C_{m-2}”
 - Total output bits: 2+m

ALU: Signed numbers

- This CPU will use 2’s Complement (2C) representation for signed numbers
 - $2C(+X) = -X$; $2C(-X) = +X$
 - $X - Y = X + 2C(Y)$; $X - 1 = X + 2C(1)$; $Y - 1 = Y + 2C(1)$
 - X_{m-1} contains the sign of X (0: positive, 1: negative)
- **All the ALU arith operations could be done by just “adding” the right 2C operands**
- 1’s Complement (1C) is the complementary value bit by bit.
- 2C computation:
 - $2C(X) = 1C(X) + 1$ (arithmetic “+”)
 - 2C(X) by exploring right (LSB) to left (MSB) the X bits




VS μ P : ALU Components

ALU: Arithmetic Operators: Configurable arithmetic block

P3.1



UAB
Universitat Autònoma
de Barcelona



OpALU Op3 Op2 Op1 Op0	Nemonic	Operation	OperationC2	X', Y'	C2in	X	Y
0 0 0 0	NoOp	No op.	No op.	-, -	-	-	-
0 0 0 1	Addr	A + B	A + B	A, B	-	X'	Y'
0 0 1 0	Subt	A - B	A + (-B)	A, B	C2(B) → C2(Y')	X'	C2(Y')
0 0 1 1	IncL	A + "1"	A + 1	A, 1	-	X'	Y'
0 1 0 0	IncR	B + "1"	1 + B	1, B	-	X'	Y'
0 1 0 1	DecL	A - "1"	A + (-1)	A, 1	C2(1) → C2(Y')	X'	C2(Y')
0 1 1 0	DecR	B - "1"	(-1) + B	1, B	C2(1) → C2(X')	C2(X')	Y'
0 1 1 1	lAnd	A and B	A and B	--	-	-	-
1 0 0 0	lOr	A or B	A or B	--	-	-	-
1 0 0 1	lNot	not A	not A	--	-	-	-
1 0 1 0	ShtL	ShtL A	ShtL A	--	-	-	-
1 0 1 1	RotR	RotR A	RotR A	--	-	-	-
1 1 0 0	GoL	A	A	--	-	-	-
1 1 0 1	GoR	B	B	--	-	-	-
1 1 1 0	Out0	"0...0"	"0...0"	--	-	-	-
1 1 1 1	Out1	"1...1"	"1...1"	--	-	-	-


VSμP : ALU Components

ALU: Arithmetic Operators



$$SelX' = \overline{Op_1} \cdot \overline{Op_0} + Op_2 \cdot Op_1$$

$$SelY' = Op_2 \cdot Op_0 + Op_1 \cdot Op_0$$



OpALU	Nemonic	Operation	OperationC2	X', Y'	C2in	X	Y
Op3 Op2 Op1 Op0							
0 0 0 0	NoOp	No op.	No op.	--	-	-	-
0 0 0 1	Addr	A + B	A + B	A, B	-	X'	Y'
0 0 1 0	Subt	A - B	A + (-B)	A, B	C2(B) → C2(Y')	X'	C2(Y')
0 0 1 1	IncL	A + 1	A + 1	A, 1	-	X'	Y'
0 1 0 0	IncR	B + 1	1 + B	1, B	-	X'	Y'
0 1 0 1	DecL	A - 1	A + (-1)	A, 1	C2(1) → C2(Y')	X'	C2(Y')
0 1 1 0	DecR	B - 1	(-1) + B	1, B	C2(1) → C2(X')	C2(X')	Y'
0 1 1 1	lAnd	A and B	A and B	--	-	-	-
1 0 0 0	lOr	A or B	A or B	--	-	-	-
1 0 0 1	lNot	not A	not A	--	-	-	-
1 0 1 0	ShtL	ShtL A	ShtL A	--	-	-	-
1 0 1 1	RotR	RotR A	RotR A	--	-	-	-
1 1 0 0	GoL	A	A	--	-	-	-
1 1 0 1	GoR	B	B	--	-	-	-
1 1 1 0	Out0	"0...0"	"0...0"	--	-	-	-
1 1 1 1	Out1	"1...1"	"1...1"	--	-	-	-



P3.1

UAB

Universitat Autònoma
de Barcelona


VSμP : ALU Components

ALU: Arithmetic Operators



$$Selx' = \overline{Op_1} \cdot \overline{Op_0} + Op_2 \cdot Op_1$$

$$Sely' = Op_2 \cdot Op_0 + Op_1 \cdot Op_0$$



OpALU	Nemonic	Operation	OperationC2	X', Y'	Selx' Selx'	C2in	X	Y	Sely' Selx' Selc2
Op3 Op2 Op1 Op0									
0 0 0 0	NoOp	No op.	No op.	--	--	-	-	-	---
0 0 0 1	Addr	A + B	A + B	A, B	0 0	-	X'	Y'	- 0 0
0 0 1 0	Subt	A - B	A + (-B)	A, B	0 0	C2(B) → C2(Y')	X'	C2(Y')	0 0 1
0 0 1 1	IncL	A + 1	A + 1	A, 1	0 1	-	X'	Y'	- 0 0
0 1 0 0	IncR	B + 1	1 + B	1, B	1 0	-	X'	Y'	- 0 0
0 1 0 1	DecL	A - 1	A + (-1)	A, 1	0 1	C2(1) → C2(Y')	X'	C2(Y')	0 0 1
0 1 1 0	DecR	B - 1	(-1) + B	1, B	1 0	C2(1) → C2(X')	C2(X')	Y'	1 1 0
0 1 1 1	lAnd	A and B	A and B	--	--	-	-	-	---
1 0 0 0	lOr	A or B	A or B	--	--	-	-	-	---
1 0 0 1	lNot	not A	not A	--	--	-	-	-	---
1 0 1 0	ShtL	ShtL A	ShtL A	--	--	-	-	-	---
1 0 1 1	RotR	RotR A	RotR A	--	--	-	-	-	---
1 1 0 0	GoL	A	A	--	--	-	-	-	---
1 1 0 1	GoR	B	B	--	--	-	-	-	---
1 1 1 0	Out0	"0...0"	"0...0"	--	--	-	-	-	---
1 1 1 1	Out1	"1...1"	"1...1"	--	--	-	-	-	---

P3.1

UAB




Universitat Autònoma
de Barcelona

VSμP : ALU Components

ALU: Arithmetic Operators

P3.1

UAB
Universitat Autònoma
de Barcelona






OpALU Op3 Op2 Op1 Op0	Nemonic	Operation	OperationC2	X', Y'	Sely' Selx'	C2in	X	Y
0 0 0 0	NoOp	No op.	No op.	--	--	-	-	-
0 0 0 1	Addr	A + B	A + B	A, B	0 0	-	X'	Y'
0 0 1 0	Subt	A - B	A + (-B)	A, B	0 0	C2(B) → C2(Y')	X'	C2(Y')
0 0 1 1	IncL	A + 1	A + 1	A, 1	0 1	-	X'	Y'
0 1 0 0	IncR	B + 1	1 + B	1, B	1 0	-	X'	Y'
0 1 0 1	DecL	A - 1	A + (-1)	A, 1	0 1	C2(1) → C2(Y')	X'	C2(Y')
0 1 1 0	DecR	B - 1	(-1) + B	1, B	1 0	C2(1) → C2(X')	C2(X')	Y'
0 1 1 1	lAnd	A and B	A and B	--	--	-	-	-
1 0 0 0	lOr	A or B	A or B	--	--	-	-	-
1 0 0 1	lNot	not A	not A	--	--	-	-	-
1 0 1 0	ShtL	ShtL A	ShtL A	--	--	-	-	-
1 0 1 1	RotR	RotR A	RotR A	--	--	-	-	-
1 1 0 0	GoL	A	A	--	--	-	-	-
1 1 0 1	GoR	B	B	--	--	-	-	-
1 1 1 0	Out0	"0...0"	"0...0"	--	--	-	-	-
1 1 1 1	Out1	"1...1"	"1...1"	--	--	-	-	-

Selc2 = ?
Selx = ?
Sely = ?

VSμP : ALU Components

ALU: Arithmetic Operators



OpALU	Nemomic	Operation	OperationC2	X', Y'	Selx' Selx'	C2in	X	Y	Sely' Sely'
Op0 Op1 Op2 Op3									
0 0 0 0	NoOp	No op.	No op.	--	--	-	-	-	- - -
0 0 0 1	Addr	A + B	A + B	A, B	0 0	-	X'	Y'	- 0 0
0 0 1 0	Subt	A - B	A + (-B)	A, B	0 0	C2(B) → C2(Y')	X'	C2(Y')	0 0 1
0 0 1 1	Incl	A + 1	A + 1	A, 1	0 1	-	X'	Y'	- 0 0
0 1 0 0	Incr	B + 1	1 + B	1, B	1 0	-	X'	Y'	- 0 0
0 1 0 1	Decl	A - 1	A + (-1)	A, 1	0 1	C2(1) → C2(Y')	X'	C2(Y')	0 0 1
0 1 1 0	DecR	B - 1	(-1) + B	1, B	1 0	C2(1) → C2(X')	C2(X')	Y'	1 1 0
0 1 1 1	lAnd	A and B	A and B	--	--	-	-	-	- - -
1 0 0 0	lOr	A or B	A or B	--	--	-	-	-	- - -
1 0 0 1	lNot	not A	not A	--	--	-	-	-	- - -
1 0 1 0	ShtL	ShtL A	ShtL A	--	--	-	-	-	- - -
1 0 1 1	RotR	RotR A	RotR A	--	--	-	-	-	- - -
1 1 0 0	GoL	A	A	--	--	-	-	-	- - -
1 1 0 1	GoR	B	B	--	--	-	-	-	- - -
1 1 1 0	Out0	"0...0"	"0...0"	--	--	-	-	-	- - -
1 1 1 1	Out1	"1...1"	"1...1"	--	--	-	-	-	- - -

Selc2 = ? Selx = ?
Selx = ?
Sely = ?

P3.1

UAB
Universitat Autònoma
de Barcelona



VSμP : ALU Components

ALU: Two's Complement Block


2's Complement (2C)

```

T-1 = 0;
For i = 0 to m-1 do
  If Ti-1 = 0 then
    OBiti = IBiti;
  else
    OBiti = not IBiti;
  End if;
  Ti = Ibiti or Ti-1;
End for;
    
```



"m" bits Adder already explained in previous lessons as a combinational block.



P3.1


VS μ P : ALU Components


ALU: G^{al} Structure and Components (previous version)

P3.1

UAB

Universitat Autònoma
de Barcelona





- PU and ALU have been updated: new flag “Overflow” and operations mnemonics
- ALU has been progressively designed at different levels:
 - ✓ Blocks, logic functions and gates
 - ✓ Hardware description pseudo-codes
- Non arithmetic operations in brief
- Arithmetic operations in 2C optimized into a configurable block:
 - ✓ Operands selection
 - ✓ 2's complement (2C) application
 - ✓ All operations using 2C and a Full-Adder
- The final ALU with optimized arithmetic operations

The diagram illustrates the internal structure of the ALU (Arithmetic Logic Unit). It features a main input bus 'A' (width 'm') and a control bus (width 4). The ALU is divided into several functional blocks:

- Arithmetic Operations:** A central block that receives control signals from the control bus and the 'OpALU' register. It outputs a 16-bit multiplexed result to the 'ResBus'.
- FlagsCtrl:** A block that manages the status flags (O, C, N, Z) based on the ALU's output and control signals. It outputs a 4-bit 'Status-Bus'.
- FlagsReg:** A register that stores the current values of the status flags.
- ResBus:** A 16-bit bus that carries the final result of the ALU operations.
- Out:** The final output of the ALU, which is a multiplexed selection of data from the 'ResBus' and other sources, controlled by a 16-bit multiplexer.

 The diagram also shows various control signals and data paths, including a 'Control Bus' (4 bits), a 'Status-Bus' (4 bits), and a 'ResBus' (16 bits). The ALU is designed to perform a wide range of operations, including arithmetic and logical functions, and is optimized for 2's complement arithmetic.

