

P3.1 VSμP – ALU Design

Lluís Terés

Instituto de Microelectrónica de Barcelona, IMB-CNM (CSIC) Universitat Autònoma de Barcelona (UAB)

CONTENTS


P3 1 UAB
Universitat Autònoma
de Barcelona

- 1. ALU Capabilities and General Structure
- 2. ALU Components: Logic Design Approach
- 3. Global ALU Pseudo-code
- 4. Summary

ALU Capabilities and General Structure

VSμP ALU Design: Processing unit & updated ALU






Registers

R2, R1: General purpose registers.

Acc = R0: Special register useful as general purpose register but strongly related with ALU as it provides one of the operands.

ALU



ALU: performs a lot of arithmetic, logical and relational operations using the two input operands, A & B, and leaving the result on the bus "Out" which is connected to Bus-A ready to be stored in any internal register. Also the ALU flags (O,C,N,Z) are being updated by each operation.

O,C,N,Z flags: "Overflow", "Carry", "Negative" and "Zero" flags from ALU:


- Overflow: the result requires more bits than the representation capability of "Out" bus
- Carry: once operation done there is a carry bit after the most significant bit of "Out"
- Negative: the result in "Out" is a negative number
- Zero: the result in "Out" is "0...0"

3

ALU Capabilities and General Structure

 $\text{VS}\mu\text{P}$: ALU Operations and Flags





Out <= A OpAlu B;

O <= '1' when "Overflow"


C <= "1" when "Carry=1";

N <= "1" when "Out negative";

Z <= "1" when "Out=0...0";

#	OpALU	Mnemonic	Behaviour	Flags	Comments	
1	0000	NoOp	No oper.: OUT<="00"	Кеер	Any operation is done	
2	0001	Addr	OUT <= A + B	O, C, N, Z	Addition	
3	0010	Subt	OUT <= A - B	O, C, N, Z	Subtraction	₽.
4	0011	IncL	OUT <= A + '1'	O, C, N, Z	Increment left operand A	Arithmetic
5	0100	IncR	OUT <= B + '1'	O, C, N, Z	Increment right operand B	ne
6	0101	DecL	OUT <= A - '1'	O, C, N, Z	Decrement left operand A	fi
7	0110	DecR	OUT <= B - '1'	O, C, N, Z	Decrement right operand B	
8	0111	lAnd	OUT <= A and B	N, Z	Logical "and" of A & B	Ĺ
9	1000	IOr	OUT <= A or B	N, Z	Logical "or" of A & B	Logic
10	1001	lNot	OUT <= not A	N, Z	Logical "not" of A	C
11	1010	ShtL	OUT <= ShiftLeft A	C,N, Z	Shift A one position to left	<u>S</u>
12	1011	RotR	OUT <= RotateRight A	N, Z	Rotate A one position to right	Shift
13	1100	GoL	OUT <= A	Keep	Left operand A to output	-
14	1101	GoR	OUT <= B	Keep	Right operand B to output Put all output bits at '0' Put all output bits at '1'	Data
15	1110	Out0	OUT <= "00"	N, Z	Put all output bits at '0'	ata
16	1111	Out1	OUT <= "11"	C, N, Z	Put all output bits at '1'	1

4



$VS\mu P$: ALU Components

ALU: Non Arithmetic Blocks

Rout0 = "0..
m
..0";
Flag C = '0';

$$\begin{array}{ccc}
& & & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
& & & \\
&$$

$$A = \{a_{m-1}, a_{m-2}, ...^{m}..a_{0}\}$$

$$\{Rgol_{m-1}, Rgol_{m-2}, ...^{m}..Rgol_{0}\}$$





$$A = \{a_{m-1}, a_{m-2},...^m..a_0\}$$

RshI = "
$$a_{m-2}$$
, a_{m-3} , ...^m.. a_0 , 0";
Csh RshI Csh = ' a_{m-1} ';

$$A = \{a_{m-1}, a_{m-2},...^{m}..a_{0}\}$$
 '0'
$$\{Csh\} \{Rshl_{m-1}, Rshl_{m-2},...^{m}..,Rshl_{1}, Rshl_{0}\}$$

$$A = \{a_{m-1}, a_{m-2}, ...^m ... a_0\}$$


 $\mathsf{Rror}^{\sqrt[m]{m}}$

Rror = "
$$a_0$$
, a_{m-1} , ...^m.. a_1 ";

A = {
$$a_{m-1}, a_{m-2},...^{m}..., a1, a_{0}$$
}
{ $Rror_{m-1}, Rror_{m-2}, Rror_{m-3}...^{m}..Rror_{0}$ }

$VS\mu P$: ALU Components

ALU: Logic Operators




A = {
$$a_{m-1}, a_{m-2},...^m.a_0$$
}
B = { $b_{m-1}, b_{m-2},...^m.b_0$ }


Ror = " $a_{m-1} + b_{m-1}, a_{m-2} + b_{m-2}, ...^m. a_0 + b_0$ ";








ALU: No Operation



VSμP : ALU Components

ALU: Arithmetic Operators





- o Six different operations using operands of "m" bits
- Each involving one adder or one subtractor
- Outputs of each module:
 - result of "m" bits
 - "1" carry out (Cout=C_{m-1}) bit → 1+m bits
 - "1" carry bit (C_{m-2}) to compute "Overflow = C_{m-1} orex C_{m-2}"
 - Total output bits: 2+m

ALU: Signed numbers


- This CPU will use 2's Complement (2C) representation for signed numbers
 - 2C(+X) = -X; 2C(-X) = +X
 - X Y = X + 2C(Y); X 1 = X + 2C(1); Y 1 = Y + 2C(1)
 - X_{m-1} contains the sign of X (0: positive, 1: negative)
- All the ALU arith operations could be done by just "adding" the right 2C operands
- 1's Complement (1C) is the complementary value bit by bit.
- 2C computation:
 - 2C(X) = 1C(X) + 1 (arithmetic "+")
 - 2C(X) by exploring right (LSB) to left (MSB) the X bits

```
X m 2C m 2C(X)

Toggle = 0;
For i = 0 to m-1 do
    If Toggle=0 then 2C(Xi)=Xi
    else 2C(Xi)=not(Xi);
    If Xi=1 then Toggle=1;
End for;
    8
```




ALU: Arithmetic Operators: Configurable arithmetic block






OpALU	Nemonic	Operation	OperationC2	X', Y'	C2in	x	Υ
Op0 Op1 Op2 Op3	onic	ation	ionC2		<u> </u>	,	·
0000	NoOp	No op.	No op.	-, -	-	-	-
0001	Addr	A + B	A + B	A, B	-	Χ'	Y'
0010	Subt	A - B	A + (-B)	A, B	$C2(B) \rightarrow C2(Y')$	X'	C2(Y')
0011	IncL	A + "1"	A + 1	A, 1	-	X'	Y'
0100	IncR	B + "1"	1 + B	1, B	-	X'	Y'
0101	DecL	A - "1"	A + (- 1)	A, 1	C2(1)→ C2(Y')	X'	C2(Y')
0110	DecR	B - "1"	(- 1) + B	1, B	C2(1)→ C2(X')	C2(X')	Y'
0111	lAnd	A and B	A and B		-	-	-
1000	lOr	A or B	A or B		-	-	-
1001	lNot	not A	not A		-	-	-
1010	ShtL	ShtL A	ShtL A		-	-	-
1011	RotR	RotR A	RotR A		-	-	-
1100	GoL	А	А		-	-	-
1101	GoR	В	В		-	-	-
1110	Out0	"00"	"00"		-	-	-
1111	Out1	"11"	"11"		-	-	-


9











OpALU	Nem	Operation C2 Operation C2 C2in		C2in	×	Υ	SelY SelX SelC2		
Op0 Op1 Op2 Op3	onic	ation	ionC2	IY IX		CZIII	χ	•	Ω ≅ ₹
0000	NoOp	No op.	No op.			-	-	-	
0001	Addr	A + B	A + B	A, B	00	-	X'	Y'	- 0 0
0010	Subt	A - B	A + (-B)	A, B	00	$C2(B) \rightarrow C2(Y')$	X'	C2(Y')	0 0 1
0011	IncL	A + 1	A + 1	A, 1	01	-	X'	Y'	- 0 0
0100	IncR	B + 1	1 + B	1, B	10	-	X'	Y'	- 0 0
0101	DecL	A - 1	A + (- 1)	A, 1	01	C2(1)→ C2(Y')	X'	C2(Y')	0 0 1
0110	DecR	B - 1	(- 1) + B	1, B	10	$C2(1) \rightarrow C2(X')$	C2(X')	Y'	1 1 0
0111	lAnd	A and B	A and B	1	1	-	1	-	
1000	lOr	A or B	A or B	1	1	-	1	-	
1001	lNot	not A	not A	-	-	ı	1	-	
1010	ShtL	ShtL A	ShtL A	1	-	-	1	-	
1011	RotR	RotR A	RotR A			ı	-	-	
1100	GoL	А	Α			1	-	-	
1101	GoR	В	В			-	-	-	
1110	Out0	"00"	"00"			-	-	-	
1111	Out1	"11"	"11"			-	-	-	












Summary

ALU: Design Summary

Session summary

- PU and ALU have been updated: new flag "Overflow" and operations mnemonics
- ALU has been progressively designed at different levels:
 - ✓ Blocks, logic functions and gates
 - ✓ Hardware description pseudo-codes
- Non arithmetic operations in brief
- Arithmetic operations in 2C optimized into a configurable block:
 - ✓ Operands selection
 - √ 2's complement (2C) application
 - ✓ All operations using 2C and a Full-Adder
- The final ALU with optimized arithmetic operations



de Barcelona