

Figure 2.1: RISC-V base unprivileged integer register state.