No of Pages: 2 Course code: 15XW25

Roll No:

(To be filled in by the candidate)

PSG COLLEGE OF TECHNOLOGY, COIMBATORE - 641 004 SEMESTER EXAMINATIONS, APRIL 2019 (PHASE I)

MSc - SOFTWARE SYSTEMS Semester: 2

15XW25 COMPUTER ORGANIZATION

Time: 3 Hours **Maximum Marks: 100**

INSTRUCTIONS:

Fetch

- 1. Answer **ALL** questions. Each question carries 20 Marks.
- 2. Subdivision (a) carries 3 marks each, subdivision (b) carries 7 marks each and subdivision (c) carries 10 marks each.
- What are the operations that lead to arithmetic overflow? With suitable examples, show how an arithmetic overflow is detected by the hardware.
 - b) Discuss the two approaches of connecting set of registers to a common bus with a suitable diagram, by taking 4 registers of 8 bits each.
 - Design a hardware circuit to implement logical shift, arithmetic shift and circular shift operations. State your design specifications and function table.
- 2. a) What are the basic operations on a stack? Register R5 is used in a program to point to the top of the stack. Write a sequence of instruction to POP the two top items off the stack, add them and PUSH the result onto the stack
 - b) Derive the control gates for the write input and read input of the memory in the basic computer. Make use of the table given below
 - Explain the functioning of a control unit with the help of a block diagram. Write a micro program for the fetch routine of the CPU along with the flowchart for the Instruction Cycle. $AR \leftarrow PC$ $R'T_0$:

```
R'T_1:
                                                 IR \leftarrow M[AR], PC \leftarrow PC + 1
                                                 D_0, \ldots, D_7 \leftarrow \text{Decode } IR(12-14),
 Decode
                                    R'T_2:
                                                 AR \leftarrow IR(0-11), I \leftarrow IR(15)
Indirect
                                   D'_{1}IT_{3}
                                                 AR \leftarrow M[AR]
Interrupt:
     T_0'T_1'T_2'(IEN)(FGI + FGO):
                                                 R \leftarrow 1
                                     RT_0:
                                                 AR \leftarrow 0, TR \leftarrow PC
                                                 M[AR] \leftarrow TR, PC \leftarrow 0
                                      RT_1:
                                                 PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0
                                      RT_2:
 Memory-reference:
   AND
                                    D_0T_4:
                                                 DR \leftarrow M[AR]
                                                 AC \leftarrow AC \land DR, SC \leftarrow 0
                                    D_0T_5:
                                                 DR \leftarrow M[AR]
    ADD
                                    D_1T_4:
                                                 AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0
                                    D_1T_5:
   LDA
                                    D_2T_4:
                                                 DR \leftarrow M[AR]
                                    D_2T_5:
                                                 AC \leftarrow DR, SC \leftarrow 0
                                                 M[AR] \leftarrow AC, SC \leftarrow 0
    STA
                                    D_3T_4:
                                                 PC \leftarrow AR, SC \leftarrow 0
                                    D_4T_4:
   BUN
                                                 M[AR] \leftarrow PC, AR \leftarrow AR + 1
                                    D_5T_4
   BSA
                                                 PC \leftarrow AR, SC \leftarrow 0
                                    D_5T_5:
   ISZ
                                    D_6T_4:
                                                 DR \leftarrow M[AR]
                                    D_6T_5:
                                                 DR \leftarrow DR + 1
                                    D_6T_6:
                                                 M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0
```

No of Pages : 2 Course code: 15XW25

3. a) Comment on the use of the two methods of updating the cache memories in the context of cache systems.

- b) i) Consider a memory system having 16K of main memory with 12 K of RAM and 4 K of ROM. The RAM and ROM memory chips are available in 2K x 8 and 1K x 8 sizes respectively. Draw the memory map showing the addresses in Binary and in Hexadecimal. Draw the interface circuit connecting the CPU to memory. (4)
 - ii) The access time of a cache memory is 100 ns and that of main memory is 1000 ns. It is estimated that 80 percent of the memory requests are for read and the remaining 20 percent are for write. The hit ratio of read access only is 0.9. A write through procedure is used. For the above scenario, calculate the following: (3)
 - 1) average access time of the system considering only the memory read cycle
 - 2) hit ratio taking into consideration, the read cycles.
- c) I) Explain the concept of virtual memory address mapping using a Page Table with suitable diagrams.

(OR)

- II) Draw the hardware organization of associative memory and explain how it works in mapping the virtual address into physical memory address. Deduce the logic equation used to find the match in the associative memory
- a) What are the two ways of addressing the IO devices and mention the merits of each scheme
 - b) What is handshaking in asynchronous data transfer and state its purpose. Justify the need for an Asynchronous Communication Interface in IO communication and describe the features of asynchronous communication interface, with suitable diagram.
 - c) What is the advantage of interrupt imitated data transfer over transfer under program control without an interrupt? With suitable diagram, discuss how the interrupts are recognized by the CPU. Explain the various ways in which the interrupts from multiple devices are handled.
- 5. a) What are the different computer architectural classification schemes in parallel processing?
 - b) Differentiate between tightly coupled multiprocessors and loosely coupled multiprocessors from the viewpoint of hardware organization. Discuss the different types of interconnection structures the CPU, IOPs and Memory modules.
 - c) Explain how pipelining in the CPU design would improve the performance of CPU by illustrating with the following case study:

In certain scientific computations it is necessary to perform the arithmetic operation with a stream of numbers. Specify a pipeline configuration to carry out this task $(A_i + B_i)$ $(C_i + D_i)$ listing the contents of all registers in the pipeline for i = 1 through 6.

What are reasons of pipeline conflicts in pipelined processor and how are they resolved

/END/

FD/JU