Lab notes

April 19, 2024

1 Lab-1

```
How many clock cycles the tool estimates is the latency of the mmult hardware?
   Cycles: 366736 (3.66 ms)
How many DSP blocks, BRAMs, FFS, and LUTs are used by the mmult hard-
ware?
   DSP: 5
   FF: 3651
   LUT: 3816
   BRAM: 16
Q3
   1024
   0x00 is AP_START and AP_STOP is present in the CTRL register.
   2235 (22.3 \,\mu\text{s})
Q6
   BRAM: 76
   DSP: 160
   FF: 20587
   LUT: 28405
   Interval: 1027 Loop1_Loop2, Interval: 1191 Loop3_Loop4
   Cannot determine the interaction interval of the loops. The tool thinks that
there is a data dependency between the loops.
   Iteration Latency: - Loop1_Loop2, Iteration Latency: - Loop3_Loop4
```

2 Lab-2

Q1 Slices LUTS: 11960

 $Q\!2$ Slice registers: 17289

 $\it Q3$ Block RAM tiles: 33.5

 $Q\!4$ DSPs: 160

Q5 Worst negative slack: $0.317\mathrm{ns}$

Q6 data path delay: $2.53\,\mathrm{ns}$

Q7 Logic delay: $0.124\,\mathrm{ns}$ (4.902%) and route: $2.406\,\mathrm{ns}$ (95.098%)

Q8 LUTS in SLICEL: 4 Q9 SLICEL registers: 8

Q10 Inputs and outputs in LUT: 6 inputs and 2 outputs