



## Contributions

- Design optimization** Loss minimization, dc-link capacitor size vs switching frequency.
- Experimental validation** Harmonic allocations and loss distribution within a submodule.
- Comparative analysis** BI-MMC topologies with 2-level inverter.
- DC charging** Maximum DC charging power for BI-MMC topologies.

## Topology overview





Figure: Double-star (DS), single-star (SS) with half-bridge (HB) and full-bridge (FB), and single-delta with FB.



(a) HB-SM  $V_{sm(hb)} = M \frac{V_s}{2\sqrt{2}}$

(b) FB-SM  $V_{sm(fb)} = M \frac{V_s}{\sqrt{2}}$

## Submodule Loss distribution




Figure: Losses for a 5- $N_s(\text{cells})$ , DSFB BI-MMC topology at a rated power of 400 kW.

region(i):  $f_{sw} < f_{res}$       region(ii):  $f_{sw} \approx f_{res}$       region(iii):  $f_{sw} > f_{res}$       region(iv):  $f_{sw} \approx 2f_1$       region(v):  $f_{sw} > 2f_1$

$$f_{res} = \frac{1}{2\pi \sqrt{L_B C_{cap}}}$$

$$P_{tot}^{max} = P_{batt(tot)}^{max} + P_{cap(tot)}^{max} + P_{sc(tot)}^{max}$$

## Battery and capacitor currents in a submodule

$$I_{batt}(f_{sw}) < I_{cap}(f_{sw})$$

$$f_{sw} < f_{ref}$$

$$I_{batt}(f_{sw}) \approx I_{cap}(f_{sw})$$

$$f_{sw} \approx f_{ref}$$

$$I_{batt}(f_{sw}) > I_{cap}(f_{sw})$$

$$f_{sw} > f_{ref}$$





Figure: Current measurements on a 1- $N_s(\text{cells})$ , 15V SSFB BI-MMC topology.

## Power Losses




Total losses at 100 kW.

BI-MMC topologies have higher  $P_{batt(tot)}^{avg}$  and  $P_{cap(tot)}^{avg}$ .

BI-MMC  $P_{sc(tot)}^{avg}$  lower than 2-level inverter.

## Performance Matrix (efficiency vs total submodules)



6  $N_s(\text{cells})$  lowest losses, given topology.

FB topology lowest losses, given  $N_s(\text{cells})$ .

## Maximum DC charging power




Figure: The losses during charging at  $P_{max}^c$  is equal to traction losses at 400 kW.

$N_{sm(tot)}$  based on traction voltage (CDC-T) and based on charger voltage (CDC-C).

## Conclusions

**Design optimization:** DC-link capacitor and switching frequency choice such that  $f_{sw} \neq f_{res}$ .

**Comparative analysis:** BI-MMC topologies vs 2-level inverter:

Higher battery and capacitor losses, but Lower semiconductor losses.

Lower total losses for FB topologies with 5-6  $N_s(\text{cells})$ .

**DC charging:** maximum DC charging power for BI-MMCs is between 800 W to 3.26 MW with the same losses as traction.