
pass@1
not passing
total of the two rows (sum)
Total of both (n = 312)
129/312 = 41.35%
Code completion (n = 156)
67/156 = 42.95%
Spec-to-RTL (n = 156)
62/156 = 39.74%
0
50
100
150
200
250
300
VerilogEval task evaluations (native count)