



## 1. Description

### 1.1. Project

Project Name	gnss_ins
Board Name	custom
Generated with:	STM32CubeMX 6.3.0
Date	12/19/2021


### 1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x2
MCU name	STM32F732VETx
MCU Package	LQFP100
MCU Pin number	100

### 1.3. Core(s) information

Core(s)	Arm Cortex-M7
---------	---------------

## 2. Pinout Configuration




### 3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
19	VSSA	Power		
20	VREF+	Power		
21	VDDA	Power		
22	PA0-WKUP	I/O	UART4_TX	
23	PA1	I/O	UART4_RX	
26	VSS	Power		
27	VDD	Power		
37	PE7	I/O	UART7_RX	
38	PE8	I/O	UART7_TX	
46	PB10	I/O	GPIO_EXTI10	
48	VCAP_1	Power		
49	VSS	Power		
50	VDD	Power		
66	PC9	I/O	I2C3_SDA	
67	PA8	I/O	I2C3_SCL	
70	PA11 *	I/O	GPIO_Output	LD2
71	PA12 *	I/O	GPIO_Output	LD3
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
94	BOOT0	Boot		
99	VSS	Power		
100	VDD	Power		

\* The pin is affected with an I/O function

## 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	gnss_ins
Project Folder	D:\KTUnas MA\Magistras\gnss_ins
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F7 V1.16.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	Yes
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_I2C3_Init	I2C3
4	MX_DMA_Init	DMA
5	MX_UART4_Init	UART4
6	MX_TIM3_Init	TIM3
7	MX_UART7_Init	UART7
8	MX_TIM4_Init	TIM4

## 6. Power Consumption Calculator report

### 6.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x2
MCU	STM32F732VETx
Datasheet	DS11854_Rev3

### 6.2. Parameter Selection

Temperature	25
Vdd	3.3

### 6.3. Battery Selection

Battery	Alkaline(9V)
Capacity	625.0 mAh
Self Discharge	0.3 %/month
Nominal Voltage	9.0 V
Max Cont Current	200.0 mA
Max Pulse Current	0.0 mA
Cells in series	1
Cells in parallel	1

#### 6.4. Sequence


<b>Step</b>	Step1	Step2
<b>Mode</b>	RUN	STOP UDM (Under Drive)
<b>Vdd</b>	3.3	3.3
<b>Voltage Source</b>	Battery	Battery
<b>Range</b>	Scale1-High	No Scale
<b>Fetch Type</b>	ITCM RAM REGON	n/a
<b>CPU Frequency</b>	216 MHz	0 Hz
<b>Clock Configuration</b>	HSE PLL	Regulator LP Flash-PwrDwn
<b>Clock Source Frequency</b>	4 MHz	0 Hz
<b>Peripherals</b>		
<b>Additional Cons.</b>	0 mA	0 mA
<b>Average Current</b>	99 mA	100 $\mu$ A
<b>Duration</b>	0.1 ms	0.9 ms
<b>DMIPS</b>	462.0	0.0
<b>Ta Max</b>	99.12	104.99
<b>Category</b>	In DS Table	In DS Table

#### 6.5. Results

Sequence Time	1 ms	Average Current	9.99 mA
Battery Life	2 days, 14 hours	Average DMIPS	462.24005 DMIPS

#### 6.6. Chart





## 7. Peripherals and Middlewares Configuration

### 7.1. I2C3

#### I2C: I2C

##### 7.1.1. Parameter Settings:

###### Timing configuration:

I2C Speed Mode	Standard Mode
I2C Speed Frequency (KHz)	100
Rise Time (ns)	0
Fall Time (ns)	0
Coefficient of Digital Filter	0
Analog Filter	Enabled
Timing	<b>0x20404768 *</b>

###### Slave Features:

Clock No Stretch Mode	Disabled
General Call Address Detection	Disabled
Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0

### 7.2. RCC

#### High Speed Clock (HSE): Crystal/Ceramic Resonator

##### 7.2.1. Parameter Settings:

###### System Parameters:

VDD voltage (V)	3.3
Flash Latency(WS)	7 WS (8 CPU cycle)

###### RCC Parameters:

HSI Calibration Value	16
TIM Prescaler Selection	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

###### Power Parameters:

Power Over Drive	Enabled
Power Regulator Voltage Scale	Power Regulator Voltage Scale 1

### 7.3. SYS

**Timebase Source: SysTick**

### 7.4. TIM3

**Clock Source : Internal Clock**

#### 7.4.1. Parameter Settings:

##### **Counter Settings:**

Prescaler (PSC - 16 bits value)	<b>54000-1 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>20 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

##### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	<b>Update Event *</b>

### 7.5. TIM4

**Clock Source : Internal Clock**

#### 7.5.1. Parameter Settings:

##### **Counter Settings:**

Prescaler (PSC - 16 bits value)	<b>54000-1 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>2000 *</b>
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable

##### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection TRGO	<b>Update Event *</b>

### 7.6. UART4

**Mode: Asynchronous**

### 7.6.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate	<b>9600 *</b>
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

#### **Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

#### **Advanced Features:**

TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable
DMA on RX Error	Enable
MSB First	Disable

## **7.7. UART7**

### **Mode: Asynchronous**

### 7.7.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate	115200
Word Length	<b>9 Bits (including Parity) *</b>
Parity	<b>Even *</b>
Stop Bits	1

#### **Advanced Parameters:**

Data Direction	Receive and Transmit
Over Sampling	16 Samples
Single Sample	Disable

#### **Advanced Features:**

TX Pin Active Level Inversion	Disable
RX Pin Active Level Inversion	Disable
Data Inversion	Disable
TX and RX Pins Swapping	Disable
Overrun	Enable

DMA on RX Error	Enable
MSB First	Disable

\* **User modified value**

## 8. System Configuration

### 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
I2C3	PC9	I2C3_SDA	Alternate Function Open Drain	No pull-up and no pull-down	<b>Very High</b> *	
	PA8	I2C3_SCL	Alternate Function Open Drain	No pull-up and no pull-down	<b>Very High</b> *	
RCC	PH0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
UART4	PA0-WKUP	UART4_TX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PA1	UART4_RX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
UART7	PE7	UART7_RX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
	PE8	UART7_TX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High</b> *	
GPIO	PB10	GPIO_EXTI10	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	
	PA11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2
	PA12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
UART4_RX	DMA1_Stream2	Peripheral To Memory	<b>Very High *</b>

### UART4\_RX: DMA1\_Stream2 DMA request Settings:

Mode: Normal  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### 8.3. NVIC configuration

#### 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	15	0
DMA1 stream2 global interrupt	true	0	0
TIM3 global interrupt	true	0	0
TIM4 global interrupt	true	0	0
EXTI line[15:10] interrupts	true	0	0
UART4 global interrupt	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
I2C3 event interrupt	unused		
I2C3 error interrupt	unused		
FPU global interrupt	unused		
UART7 global interrupt	unused		

#### 8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
DMA1 stream2 global interrupt	false	true	true
TIM3 global interrupt	false	true	true
TIM4 global interrupt	false	true	true



Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
EXTI line[15:10] interrupts	false	true	true
UART4 global interrupt	false	true	true

\* User modified value

## 9. System Views

### 9.1. Category view

#### 9.1.1. Current

Middleware						
System Core	Analog	Timers	Connectivity	Multimedia	Security	Computing
CORTEX_M7 ✓		TIM3 ✓	I2C3 ✓			
DMA ✓		TIM4 ✓	UART4 ✓			
GPIO ✓			UART7 ✓			
IVVIC ✓						
RCC ✓						
SYS ✓						

## 10. Docs & Resources

Type	Link
Datasheet	<a href="http://www.st.com/resource/en/datasheet/DM00330507.pdf">http://www.st.com/resource/en/datasheet/DM00330507.pdf</a>
Reference manual	<a href="http://www.st.com/resource/en/reference_manual/DM00305990.pdf">http://www.st.com/resource/en/reference_manual/DM00305990.pdf</a>
Programming manual	<a href="http://www.st.com/resource/en/programming_manual/DM00237416.pdf">http://www.st.com/resource/en/programming_manual/DM00237416.pdf</a>
Errata sheet	<a href="http://www.st.com/resource/en/errata_sheet/DM00305994.pdf">http://www.st.com/resource/en/errata_sheet/DM00305994.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00167594.pdf">http://www.st.com/resource/en/application_note/CD00167594.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00211314.pdf">http://www.st.com/resource/en/application_note/CD00211314.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00259245.pdf">http://www.st.com/resource/en/application_note/CD00259245.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264321.pdf">http://www.st.com/resource/en/application_note/CD00264321.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264342.pdf">http://www.st.com/resource/en/application_note/CD00264342.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/CD00264379.pdf">http://www.st.com/resource/en/application_note/CD00264379.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00042534.pdf">http://www.st.com/resource/en/application_note/DM00042534.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00046011.pdf">http://www.st.com/resource/en/application_note/DM00046011.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00072315.pdf">http://www.st.com/resource/en/application_note/DM00072315.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00073742.pdf">http://www.st.com/resource/en/application_note/DM00073742.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00073853.pdf">http://www.st.com/resource/en/application_note/DM00073853.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00080497.pdf">http://www.st.com/resource/en/application_note/DM00080497.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00081379.pdf">http://www.st.com/resource/en/application_note/DM00081379.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00129215.pdf">http://www.st.com/resource/en/application_note/DM00129215.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00160482.pdf">http://www.st.com/resource/en/application_note/DM00160482.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00164538.pdf">http://www.st.com/resource/en/application_note/DM00164538.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00164549.pdf">http://www.st.com/resource/en/application_note/DM00164549.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00173083.pdf">http://www.st.com/resource/en/application_note/DM00173083.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00210367.pdf">http://www.st.com/resource/en/application_note/DM00210367.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00220769.pdf">http://www.st.com/resource/en/application_note/DM00220769.pdf</a>
Application note	<a href="http://www.st.com/resource/en/application_note/DM00226326.pdf">http://www.st.com/resource/en/application_note/DM00226326.pdf</a>

Application note [http://www.st.com/resource/en/application\\_note/DM00227538.pdf](http://www.st.com/resource/en/application_note/DM00227538.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00236305.pdf](http://www.st.com/resource/en/application_note/DM00236305.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00257177.pdf](http://www.st.com/resource/en/application_note/DM00257177.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00272912.pdf](http://www.st.com/resource/en/application_note/DM00272912.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00272913.pdf](http://www.st.com/resource/en/application_note/DM00272913.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00281138.pdf](http://www.st.com/resource/en/application_note/DM00281138.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00296349.pdf](http://www.st.com/resource/en/application_note/DM00296349.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00315319.pdf](http://www.st.com/resource/en/application_note/DM00315319.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00327191.pdf](http://www.st.com/resource/en/application_note/DM00327191.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00337702.pdf](http://www.st.com/resource/en/application_note/DM00337702.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00340311.pdf](http://www.st.com/resource/en/application_note/DM00340311.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00354244.pdf](http://www.st.com/resource/en/application_note/DM00354244.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00380469.pdf](http://www.st.com/resource/en/application_note/DM00380469.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00395696.pdf](http://www.st.com/resource/en/application_note/DM00395696.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00431633.pdf](http://www.st.com/resource/en/application_note/DM00431633.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00493651.pdf](http://www.st.com/resource/en/application_note/DM00493651.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00536349.pdf](http://www.st.com/resource/en/application_note/DM00536349.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00600614.pdf](http://www.st.com/resource/en/application_note/DM00600614.pdf)

Application note [http://www.st.com/resource/en/application\\_note/DM00725181.pdf](http://www.st.com/resource/en/application_note/DM00725181.pdf)