

School of Sciences and Engineering
Department of Computer Science and Engineering
Fall 2024

**CSCE 3301: Computer Architecture** 

**Project 01: Pipelined CPU** 

Dr. Cherif Salama

**Submitted By:** 

Farida Bey - 900212071 Arwa Abdelkarim - 900221451 Date: Nov 13, 2024

## **TABLE OF CONTENTS**

GitHub repo link: https://github.com/arwaabdelkarim/RISC-V-Processor.git


Project Objectives:	. 3
Design of the Datapath:	3
Implementation Overview:	. 4
Bonus:	5

# **Project Objectives:**

The main aim of this milestone is to create a fully functional RV32I Pipelined processor with full hazard handling and a single memory which supports the 43 instructions including FENCE, ECALL and EBREAK where FENCE and EBREAK act as nops and ECALL acts as a halting instruction.

# Design of the Datapath:

### PIPELINED RISC-V PROCESSOR



## Implementation Overview:

- ALU\_Control\_Unit.v: Control unit for the ALU. This module uses ALUOp, func3, and parts of the instruction to determine the operation the ALU should execute.
- Branch\_Control\_Unit.v: Control unit for branching. This module evaluates the func3 field and ALU flags to determine whether a branch should be taken, based on the provided Branch\_signal.
- Control\_Unit.v: Control module that decodes the opcode to generate control signals for the processor. These signals (Branch, Jump, MemRead, MemtoReg, ALUOp, MemWrite, ALUSrc\_1, ALUSrc\_2, RegWrite, RegWriteSel) control the data flow and operations based on the instruction type, directing ALU operations, memory access, register writes, and program flow.
- The ForwardUnit handles data hazards in pipelined processors by forwarding data when needed. It compares source registers (ID\_EX\_Rs1, ID\_EX\_Rs2) with destination registers (EX\_MEM\_Rd, MEM\_WB\_Rd) in later stages. Based on matches and write-enable signals, it sets forwardA and forwardB to direct data from the correct pipeline stage.
- The hazard\_detection module controls stalls to manage structural hazards caused by a single memory design. When EX\_MEM\_MemRead or EX\_MEM\_MemWrite is active, it sets stall to 1, pausing execution to prevent conflicts. This prevents data and memory access conflicts within the pipeline.
- The Imm\_Gen module extracts and sign-extends the immediate value from a 32-bit instruction based on its opcode. It supports different instruction types like arithmetic, load/store, and branch by generating the appropriate 32-bit immediate. The module uses a case statement to handle various opcodes, such as `OPCODE\_Arith\_I`, `OPCODE\_Store`, `OPCODE\_LUI`, `OPCODE\_AUIPC`, `OPCODE\_JAL`, `OPCODE\_JALR`, and `OPCODE\_Branch`, to compute the immediate value for each.
- The Memory module handles memory read and write operations. It reads from memory based on MemRead and func3, supporting byte, half-word, and word access. For writes, it uses MemWrite and func3 to store data in memory. It manages a single memory unit to prevent structural hazards.
- The Reg\_File module represents a 32-register file that supports read and write operations. It reads data from two registers and writes data to a destination register if it is enabled. On reset, all registers are set to zero.
- The ALU\_32 module performs 32-bit arithmetic and logic operations (addition, subtraction, AND, OR, XOR, shifts, SLT, SLTU). It generates flags for carry, zero, sign, and overflow. The ALUsel input selects the operation, and ALU\_A and ALU\_` are the operand inputs. Shift operations use the `shamt` input, with the result output on ALU\_out.
- DFF.v: A D flip-flop module with a clock (clk), reset (rst), and data input (D). It outputs a value (Q), which is updated on the rising edge of the clock, and reset to 0 when rst is high.

- Full\_Adder.v: A full adder module that adds two 1-bit inputs (A, B) and a carry input (Cin). It outputs a sum and a carry-out (Cout).
- N\_Bit\_RCA.v: A ripple carry adder (RCA) that performs the addition of two N-bit numbers (A, B). It uses Full\_Adder instances to compute the sum, carry-out, and overflow signals for the entire width.
- N\_Bit\_Register.v: A parameterized N-bit register that can store a value, triggered by a clock signal (clk). It supports a load signal (load) and resets the value using the reset (rst) signal. The module uses a 2-to-1 multiplexer and D flip-flops to store and update the register value.
- In addition to the described modules, we modified the N\_Bit\_Register and DFF modules to N\_Bit\_Reg\_IF\_ID and DFF\_IF\_ID, respectively. This modification was necessary to properly handle the reset behavior of the IF/ID pipeline register. Instead of simply setting the register values to zero, which was mistakenly interpreted as a valid instruction, we introduced the concept of a "NOP" (No Operation) instruction. By passing a NOP instruction during reset, we ensure that the reset state is appropriately handled, and the IF/ID pipeline register correctly reflects a valid idle state without being misread as an actual instruction.

### Bonus:


- We implemented a different approach for the single memory to handle the structural hazards. We stalled whenever we accessed the memory instead of changing the clock.
- We implemented the random test generator which writes the final test in a .hex file to then be called in our memory.

#### Test:

Test 1:

lui x1, 2 #x1 = 8192 auipc x2, 5 #x2 = 20484 jal x3, 8 # x3 = 12; PC => 16 ecall #Halt PC

 ${Mem[3], Mem[2], Mem[1], Mem[0]} = 32'b0000000000000000010000101101111; {Mem[7], Mem[6], Mem[5], Mem[4]} = 32'b00000000000000010100010010111; {Mem[11], Mem[10], Mem[9], Mem[8]} = 32'b00000000000000000000000001110011;$ 



### - Test 2:

(INST) 00000000000 00000 010 00001 0000011; //lw x1, 0(x0) 00000000100 00000 010 00010 0000011; //lw x2, 4(x0) 00000001000 00000 010 00011 0000011; //lw x3, 8(x0) 0000000\_00010\_00001\_110\_00100\_0110011; //or x4, x1, x2 0 000000 00011 00100 000 0100 0 1100011; //beq x4, x3, 4 0000000\_00010\_00001\_000\_00011\_0110011; //add x3, x1, x2 0000000 00010 00011 000 00101 0110011; //add x5, x3, x2 0000000 00101 00000 010 01100 0100011; //sw x5, 12(x0) 00000001100 00000 010 00110 0000011; //lw x6, 12(x0) 0000000\_00001\_00110\_111\_00111\_0110011; //and x7, x6, x1 0100000 00010 00001 000 01000 0110011; //sub x8, x1, x2 0000000 00010 00001 000 00000 0110011; //add x0, x1, x2 0000000 00001 00000 000 01001 0110011; //add x9, x0, x1 (DATA) 00000000000000000000000000000001 000000000000000000000000000000001001 0000000000000000000000000011001

Normalization   Normalizatio	s 95 ns	s 90 ns	75 ns   80 ns	65 ns 70 ns	Value	Name
> № [11][31:0]       0         > № [10][31:0]       0         > № [9][31:0]       0         > № [8][31:0]       0         > № [7][31:0]       0         > № [6][31:0]       0         > № [5][31:0]       0         > № [4][31:0]       0         25       0					0	> 😽 [13][31:0]
> \[ \begin{array}{c ccccccccccccccccccccccccccccccccccc			0		0	> 🐶 [12][31:0]
> № [9][31:0]     0     17       > № [8][31:0]     0     8       > № [7][31:0]     0     0       > № [6][31:0]     0     34       > № [5][31:0]     0     34       > № [4][31:0]     0     25       > № [3][31:0]     0     25			0		0	> 💖 [11][31:0]
> № [8][31:0]       0       8         > № [7][31:0]       0       0         > № [6][31:0]       0       34         > № [5][31:0]       0       34         > № [4][31:0]       0       25         > № [3][31:0]       0       25			0		0	> 😻 [10][31:0]
> № [7][31:0]       0         > № [6][31:0]       0         34       34         > № [5][31:0]       0         34       34         > № [4][31:0]       0         25       325			17		0	> 😽 [9][31:0]
> № [6][31:0]     0     34       > № [5][31:0]     0     34       > № [4][31:0]     0     25       > № [3][31:0]     0     25			8		0	> 😻 [8][31:0]
> № [5][31:0]     0     34       > № [4][31:0]     0     25       > № [3][31:0]     0     25			0		0	> 😽 [7][31:0]
> № [4][31:0] 0 25 > № [3][31:0] 0 25			34		0	> 🛂 [6][31:0]
> № [3][31:0] 0 25			34		0	> 😽 [5][31:0]
			25		0	> 🐶 [4][31:0]
> № [2][31:0] 9			25		0	> 😽 [3][31:0]
			9		9	> 🐶 [2][31:0]
> 17 17			17		17	> 🐶 [1][31:0]
> <b>№</b> [0][31:0] 0			0		0	> 🐶 [0][31:0]

Test 3:
addi x1,x0,-32
addi x2,x0,44
addi x31,x0,2
addi x25,x0,2
addi x2,x2,x1
sub x2,x1,x2
xor x3,x2,x1
or x4,x3,x1
and x5,x4,x1
addi x10,x9,5
xori x11, x10,5
ori x12,x11,2
andi x13,x12,2

										51
•	Value	100.000 ns	150.000 ns	200.000 ns	250.000 ns	300.000 ns	350.000 ns	400.000 ns	450.000 ns	500 01
> 💖 [29][31:0]	0					0				
> 😻 [28][31:0]	0					0				
> 🐶 [27][31:0]	0					0				
> 🐶 [26][31:0]	0					0				
> 🐶 [25][31:0]	2					2				
> 😻 [24][31:0]	0					0				
> 🕨 [23][31:0]	0					0				
> 🕨 [22][31:0]	0					0				==
> 🕨 [21][31:0]	0					0				
> 🕨 [20][31:0]	0					0				==
> 💗 [19][31:0]	0					0				
> 💗 [18][31:0]	0					0				
₩ [17][31:0]	0					0				
> 😽 [16][31:0]	0					0				
> 🕨 [15][31:0]	0					0				==
> 🕨 [14][31:0]	0					0				
> 🕨 [13][31:0]	2	0				2				
> 🕨 [12][31:0]	2	0				2				
> 🕨 [11][31:0]	0					0				
<b>W</b> [10][31:0]	5	0	X '			5				
<b>W</b> [9][31:0]	0					0				
₩ [8][31:0]	0					0				
<b>W</b> [7][31:0]	0					0				
<b>W</b> [6][31:0]	0					0				
▶ ₩ [5][31:0]	-32	- O X				-32				
> 🕨 [4][31:0]	-12	• X				-12				
<b>W</b> [3][31:0]	52	0 X				52				
<b>W</b> [2][31:0]	-44	. 12				-44				
<b>W</b> [1][31:0]	-32					-32				
<b>W</b> [0][31:0]	0					0				