

Faculty of Engineering and Technology Department of Electrical and Computer Engineering DIGITAL INTEGRATED CIRCUITS- ENCS3330

HW#4: TOOL ASSIGNMENT EXPERIMENT-1


Prepared by Arwa Doha – 1190324

Instructor
Dr. Khader Mohammad
Eng: Raha Ahmad

BIRZEIT Jun- 2023

Lab work:

1) Design, layout, and simulation of CMOS NAND gate:






Figure 1.1: the schematic for NAND gate.




Figure 1.2: the layout for NAND gate.





Figure 1.3: the symulation for NAND gate.

2) Design, layout, and simulation of CMOS XOR gate:






Figure 2.1: the schematic for Xor gate.




Figure 2.2: the layout for Xor gate.




Figure 2.3: the symulation for Xor gate.

3) Design, layout, and simulation of CMOS Full adder gate using the previous components:




Figure 3.1: the schematic for Full adder.




Figure 3.2: layout for Full adder.




Figure 3.3: symulation for Full adder.