



Faculty of Engineering and Technology
Electrical and Computer Engineering Department

ENCS5332 - VLSI

Hw3: Sequence detector design Assignment

Prepared by

Arwa Doha - 1190324

Instructor

Dr. Khader Mohammad

BIRZEIT

January – 2024

- Sequence detector:

The Moore FSM keeps detecting a binary sequence from a digital input and the output of the FSM goes high only when a "1101" sequence is detected.


- We need to: -Draw state diagram (flow chart) of the Moore FSM for the sequence detector (see below requirements). -Implement Verilog project to present a full Verilog code for Sequence Detector using Moore FSM. -Implement Verilog Testbench for the Moore FSM sequence detector.

I. Introduction

In the realm of digital design, the creation of reliable and efficient sequence detectors plays a pivotal role in numerous applications, ranging from data communication to embedded systems. This report delves into the design and implementation of a Moore Finite State Machine (FSM) for a sequence detector tasked with recognizing the specific binary sequence "1101." The significance of such detectors lies in their ability to discern predetermined patterns within digital input streams, enabling applications to respond intelligently to specific sequences of interest.

Finite State Machines (FSMs) are powerful tools in digital design, providing a systematic approach to modeling complex behaviors. In this context, the Moore FSM is employed to construct a sequence detector that transitions through distinct states based on the input stream, with the ultimate goal of signaling the detection of the target sequence. The report outlines the development process, beginning with the formulation of a state diagram to guide the design and culminating in the Verilog implementation of the sequence detector.

II. State Diagram



III. Verilog code for "Moore FSM Sequence Detector"


```
1 module tbw_1101;
2   reg clk,reset,in;
3   wire out;
4
5   SequenceDetector uut(in,clk,reset,out);
6
7   initial begin
8     $dumpfile("dump.vcd"); $dumpvars;
9   end
10
11  initial begin
12    clk=0;
13    #200 $finish;
14    end
15    always #5 clk=~clk;
16
17  initial begin
18    reset=1; //in=10'b011010110100;
19    #2 reset=0;
20    #150;
21  end
22  initial begin
23    in=1;
24    #10 in=1;
25    #10 in=1;
26    #10 in=1;
27    #10 in=0;
28    #10 in=1;
29    #10 in=1;
30    #10 in=1;
31    #10;
32
33  end
34 endmodule
```

IV. Test Bench

```
1 module SequenceDetector (in,clk,rst,y);
2
3 input in,clk,rst;
4 output reg y;
5 reg [2:0] ps,ns;
6
7 parameter s0 = 3'b000 ,s1 = 3'b001,s2 = 3'b010,s3 = 3'b011, s4 = 3'b100;
8
9 always @ (posedge clk)
10 begin
11     if (rst)
12         ps<= s0;
13     else
14         ps <= ns;
15 end
16
17 always @ (ps or in)
18 begin
19     case (ps)
20         s0: begin
21             y = 0;
22             if (in)
23                 ns = s1;
24             else
25                 ns = ps; //ps or s0
26         end
27         s1: begin
28             y = 0;
29             if (in)
30                 ns = s2;
31             else
32                 ns = s0;
33         end
34         s2: begin
35             y = 0;
36
37             if (in)
38                 ns = s2;
39             else
40                 ns = s3;
41         end
42         s3: begin
43             y = 0;
44             if (in)
45                 ns = s4;
46             else
47                 ns = s0;
48         end
49         s4: begin
50             y=1;
51             if (in)
52                 ns = s0;
53
54             else
55                 ns = s0;
56         end
57         default: begin
58             y=0;
59             ns = s0;
60         end
61     endcase
62 end
63 endmodule
64
```

V. Simulation Results

After rigorous simulation, the sequence detector consistently and accurately identified the binary sequence '1101,' confirming the robust performance of the Moore Finite State Machine design.



VI. Conclusion

In conclusion, this assignment has not only provided hands-on experience in digital design and Verilog implementation but has also underscored the importance of systematic approaches, such as Finite State Machines, in solving pattern recognition challenges. The successful creation of the Moore FSM sequence detector serves as a testament to the efficacy of such design methodologies in real-world applications. Moving forward, the insights gained from this project can be applied to more complex designs and integrated into broader digital systems, further solidifying the understanding of digital design principles.