

Faculty of Engineering and Technology Electrical and Computer Engineering Department

ENCS5332 - VLSI

Hw3: Sequence detector design Assignment

Prepared by

Arwa Doha - 1190324

Instructor

Dr. Khader Mohammad

BIRZEIT

January – 2024

Sequence detector:

The Moore FSM keeps detecting a binary sequence from a digital input and the output of the FSM goes high only when a "1101" sequence is detected.


 We need to: -Draw state diagram (flow chart) of the Moore FSM for the sequence detector (see below requirements). -Implement Verilog project to present a full Verilog code for Sequence Detector using Moore FSM. -Implement Verilog Testbench for the Moore FSM sequence detector.

I. Introduction

In the realm of digital design, the creation of reliable and efficient sequence detectors plays a pivotal role in numerous applications, ranging from data communication to embedded systems. This report delves into the design and implementation of a Moore Finite State Machine (FSM) for a sequence detector tasked with recognizing the specific binary sequence "1101." The significance of such detectors lies in their ability to discern predetermined patterns within digital input streams, enabling applications to respond intelligently to specific sequences of interest.

Finite State Machines (FSMs) are powerful tools in digital design, providing a systematic approach to modeling complex behaviors. In this context, the Moore FSM is employed to construct a sequence detector that transitions through distinct states based on the input stream, with the ultimate goal of signaling the detection of the target sequence. The report outlines the development process, beginning with the formulation of a state diagram to guide the design and culminating in the Verilog implementation of the sequence detector.

II. State Diagram



III. Verilog code for "Moore FSM Sequence Detector"


```
1 module tbw_1101;
    reg clk,reset,in;
     wire out;
 3
 4
     SequenceDetector uut(in,clk,reset,out);
 5
 6
     initial begin
 7
     $dumpfile("dump.vcd"); $dumpvars;
 8
     end
 9
10
    initial begin
11
    c1k=0;
12
      #200 $finish;
13
       end
14
     always #5 clk=~clk;
15
16
    initial begin
17
                   //in=10'b011010110100;
      reset=1;
18
      #2 reset=0;
19
      #150;
20
    end
21
    initial begin
22
23
      in=1;
      #10 in=1;
24
      #10 in=1;
25
      #10 in=1;
26
      #10 in=0;
27
      #10 in=1;
28
      #10 in=1;
29
30
      #10 in=1;
      #10;
31
32
     end
33
34 endmodule
```

IV. Test Bench

```
1 module SequenceDetector (in,clk,rst,y);
 3 input in,clk,rst;
 4 output reg y;
    reg [2:0] ps,ns;
 parameter s0 = 3'b000 ,s1 = 3'b001,s2 = 3'b010,s3 = 3'b011, s4 = 3'b100;
 g always @ (posedge clk)
 10 begin
    if (rst)
 11
 12
       ps<= s0;
 13
     else
 14
     ps <= ns;
 15 end
 16
     always @ (ps or in)
 17
 18 begin
    case (ps)
 19
 20
            s0: begin
              y = 0;
 21
              if (in)
 22
 23
                 ns = s1;
              else
 24
                 ns = ps; //ps or s0
 25
          end
 26
        s1: begin
 27
 28
              y = 0;
              if (in)
 29
 30
               ns = s2;
              else
 31
 32
                ns = s0;
          end
 33
        s2: begin
 34
           y = 0;
 35
 36
           if (in)
 37
             ns = s2;
 38
 39
            else
             ns = s3;
 40
         end
 41
        s3: begin
 42
           y = 0;
if (in)
 43
 44
             ns = s4;
 45
            else
 46
             ns = s0;
 47
            end
 48
       s4: begin
 49
           y=1;
 50
            if (in)
 51
             ns = s0;
 52
 53
            else
 54
             ns = s0;
 55
 56
            end
 57
        default: begin
 58
 59
         y=0;
         ns = s0;
 60
 61
        end
     endcase
 62
63 end
64 endmodule
```

V. Simulation Results

After rigorous simulation, the sequence detector consistently and accurately identified the binary sequence '1101,' confirming the robust performance of the Moore Finite State Machine design.



VI. Conclusion

In conclusion, this assignment has not only provided hands-on experience in digital design and Verilog implementation but has also underscored the importance of systematic approaches, such as Finite State Machines, in solving pattern recognition challenges. The successful creation of the Moore FSM sequence detector serves as a testament to the efficacy of such design methodologies in real-world applications. Moving forward, the insights gained from this project can be applied to more complex designs and integrated into broader digital systems, further solidifying the understanding of digital design principles.