# Ganxiang Yang

Shanghai Jiao Tong University 800 Dongchuan Road, Minhang District Shanghai, China

github.com Email: yangganxiang@sjtu.edu.cn Tel: (+86)18563959307

#### Education

#### Zhiyuan College, Shanghai Jiao Tong University

Sep.2020 - Present

Bachelor of Computer Science, member of ACM Honor Class (top 5% students in SJTU)

Shanghai, China

• Excellent Professional Courses Performance:

Operating System: 95/100 | Machine Learning: 93/100

Model Checking: 94/100 | Computational Complexity: 93/100

• Excellent Math Courses Performance:

Mathematical Analysis: 92/100 | Linear Algebra: 90/100 | Mathematical Logic: 91/100 | Probability: 92/100

Lab Research Practice: A+

#### **Publications**

# PALANTÍR: Formally Verified Privileged Enclave as a Lightweight and Efficient Framework Extension

Authors: G. Yang, C. Liu, Z. Huang, G. Chen, H. Fu, Y. Zhang, H. Zhu

- Submitted to Usenix Security 2024 (under review).
- We propose Palantír, a novel Privileged Enclave (PE) framework for enclave platforms.
- We build TAP<sup>2</sup>, an extended model of TEE platform for verifying PALANTÍR security properties.
- We implement PALANTÍR onto Penglai-TVM and conducted three various case studies to show flexibility.

#### Academic Experience

#### Research Intern Feb. 2023 – Present

Northwestern University, U.S.A.

Mentor: Xinyu Xing

- Focusing on Web3 Security and bug exploitations.
- Designing new methods to improve API fuzzing efficiency.

#### **Undergraduate Research Assistant**

Jul.2022 - Present

Network Security and Privacy Protection (NSEC) Lab, SJTU

Mentor: Guoxing Chen

- Focusing on cross-platform Trusted Execution Environment (TEE) designs.
- Developing and extending on Penglai-TVM, a RISC-V trusted computing platform.
- Designing new primitives and make extension on <u>TAP</u>: a formal verified abstract model of TEE.

#### **Teaching**

#### Computer Architecture - CS2952-01(1)

Fall 2022

Teaching Assistant at SJTU

Lecturer: A. Liang

- Participate in designing and maintaining a *CPU-from-scratch* project written in the VerilogHDL. The open-source repository is <u>here.</u>
- · Grade homework and final exam.

## Operating System - CS2952-01(2)

Spring 2023

Teaching Assistant at SJTU

Lecturer: A. Liang

- Design the *networking and security lab* as a part of course homework.
- Give a talk about Linux Container Mechanism.
- · Grade homework and final exam.

#### Honors & Awards

### Freshmen Scholarship

Awards to students with outstanding performance on admission

Shanghai Jiao Tong University Sep.2020

Zhiyuan Honorary Scholarship

Shanghai Jiao Tong University 2020, 2021, 2022

**Projects** 

# Isaiah: A C-and-Java-like compiler

[Github Link]

Compiler, Java

Top 2% in SJTU

- Isaiah is a compiler written in Java for compiling a C-and-Java-like Language named Mx\*.
- With 7k+ LoC and performance close to GCC-O1.
- Use ANTLR4 as frontend generator, LLVM-minor as IR, rv32im as assembly.
- Support  $\lambda$ -function and more complex class grammar than others.

# YPU: An Speculative Executed CPU on FPGA

[Github Link]

FPGA, CPU, Verilog

- YPU is a rv32i CPU written in Verilog HDL and working fine on FPGA at 100 MHz.
- With 3k+ LoC and performance much better than a 5-stage pipeline.
- Supports single-issued Speculative Execution based on Tomasulo Algorithm.
- Other features: precise interruption, BPU, icache, Load Buffer, prefetching.
- Low FPGA path delay by well-designed modules.

#### Specialized Skills

Programming Language: C, C++, Java, Python, Verilog, RISC-V Assembly, Bash, Boogie, Go

Frameworks & Tools: gemu, OpenSBI, Docker, Vivado, LibAFL

English: Fully professional. TOEFL IBT (Feb 2023): 107/120, speaking: 23/30

Mandarin : Native Speaker