

Ganxiang Yang

Shanghai Jiao Tong University
800 Dongchuan Road, Minhang District
Shanghai, China

github.com
Email: yangganxiang@sjtu.edu.cn
Tel: (+86)18563959307

Education

Zhiyuan College, Shanghai Jiao Tong University <i>Bachelor of Computer Science, member of ACM Honor Class (top 5% students in SJTU)</i> <ul style="list-style-type: none">Excellent Professional Courses Performance: Operating System: 95/100 Machine Learning: 93/100 Model Checking: 94/100 Computational Complexity: 93/100Excellent Math Courses Performance: Mathematical Analysis: 92/100 Linear Algebra: 90/100 Mathematical Logic: 91/100 Probability: 92/100 Lab Research Practice: A+	Sep.2020 - Present Shanghai, China
---	---------------------------------------

Publications

PALANTIR: Formally Verified Privileged Enclave as a Lightweight and Efficient Framework Extension
Authors: G. Yang, C. Liu, Z. Huang, G. Chen, H. Fu, Y. Zhang, H. Zhu

- Submitted to **Usenix Security 2024** (under review).
- We propose PALANTIR, a novel Privileged Enclave (PE) framework for enclave platforms.
- We build TAP², an extended model of TEE platform for verifying PALANTIR security properties.
- We implement PALANTIR onto Penglai-TVM and conducted three various case studies to show flexibility.

Academic Experience

Research Intern <i>Northwestern University, U.S.A.</i> <ul style="list-style-type: none">Focusing on Web3 Security and bug exploitations.Designing new methods to improve API fuzzing efficiency.	Feb.2023 – Present <i>Mentor: <u>Xinyu Xing</u></i>
Undergraduate Research Assistant <i>Network Security and Privacy Protection (NSEC) Lab, SJTU</i> <ul style="list-style-type: none">Focusing on cross-platform Trusted Execution Environment (TEE) designs.Developing and extending on Penglai-TVM, a RISC-V trusted computing platform.Designing new primitives and make extension on <u>TAP</u>: a formal verified abstract model of TEE.	Jul.2022 – Present <i>Mentor: <u>Guoxing Chen</u></i>

Teaching

Computer Architecture - CS2952-01(1) <i>Teaching Assistant at SJTU</i> <ul style="list-style-type: none">Participate in designing and maintaining a <i>CPU-from-scratch</i> project written in the VerilogHDL. The open-source repository is <u>here</u>.Grade homework and final exam.	Fall 2022 <i>Lecturer: A. Liang</i>
Operating System - CS2952-01(2) <i>Teaching Assistant at SJTU</i> <ul style="list-style-type: none">Design the <i>networking and security lab</i> as a part of course homework.Give a talk about <i>Linux Container Mechanism</i>.Grade homework and final exam.	Spring 2023 <i>Lecturer: A. Liang</i>

Honors & Awards

Freshmen Scholarship

Awards to students with outstanding performance on admission

Shanghai Jiao Tong University

Sep. 2020

Zhiyuan Honorary Scholarship

Top 2% in SJTU

Shanghai Jiao Tong University

2020, 2021, 2022

Projects

Isaiah: A C-and-Java-like compiler

[\[Github Link\]](#)

Compiler, Java

- Isaiah is a **compiler** written in Java for compiling a C-and-Java-like Language named Mx*.
- With **7k+** LoC and performance **close to GCC-O1**.
- Use **ANTLR4** as frontend generator, LLVM-minor as IR, rv32im as assembly.
- Support **λ -function** and **more complex class grammar** than others.

YPU: An Speculative Executed CPU on FPGA

[\[Github Link\]](#)

FPGA, CPU, Verilog

- YPU is a **rv32i** CPU written in Verilog HDL and working fine on FPGA at 100 MHz.
- With **3k+** LoC and performance **much better than a 5-stage pipeline**.
- Supports single-issued **Speculative Execution** based on **Tomasulo Algorithm**.
- Other features: precise interruption, BPU, icache, Load Buffer, prefetching.
- **Low FPGA path delay** by well-designed modules.

Specialized Skills

Programming Language: C, C++, Java, Python, Verilog, RISC-V Assembly, Bash, Boogie, Go

Frameworks & Tools: qemu, OpenSBI, Docker, Vivado, LibAFL

English : Fully professional. TOEFL IBT (Feb 2023): **107/120**, speaking: **23/30**

Mandarin : Native Speaker