Ganxiang Yang

Shanghai Jiao Tong University 800 Dongchuan Road, Minhang District, Shanghai, China github.com Email: yangganxiang@sjtu.edu.cn Tel: (+86) 18563959307

Education

Zhiyuan College, Shanghai Jiao Tong University

Sep.2020 - Present

Bachelor of Computer Science, member of ACM Honor Class (top 5% students in SJTU)

Shanghai, China

• Excellent Professional Courses Performance: Computer Architecture: 4.0/4.3 | Operating System: 4.3/4.3

• Excellent Math Courses Performance:

Mathematical Analysis: 4.0/4.3 | Linear Algebra: 4.0/4.3 | Mathematical Logic: 4.0/4.3 | Probability: 4.0/4.3

Publications

PALANTÍR: Formally Verified Privileged Enclave as a Lightweight and Efficient Framework Extension

Authors: G. Yang, C. Liu, Z. Huang, G. Chen, H. Fu, Y. Zhang, H. Zhu

[Code]

- Submitted to Usenix Security 2024 (under review).
- We propose PALANTÍR, a novel Privileged Enclave (PE) framework for enclave platforms.
- We build TAP², an extended model of TEE platform for verifying PALANTÍR security properties.
- We implement Palantír onto Penglai-TVM and conducted three various case studies to show flexibility.

Research Experience

Research Intern Feb.2023 – Present

Northwestern University, U.S.A.

• Focusing on Web3 Security and bug exploitations.

Undergraduate Research Assistant

Jul.2022 - Present Mentor: Guoxing Chen

Mentor: Xinyu Xing

Network Security and Privacy Protection (NSEC) Lab, SJTU

Awards to students with outstanding performance on admission

- Focusing on cross-platform Trusted Execution Environment (TEE) designs.
- Developing and extending on Penglai-TVM, a RISC-V trusted computing platform.
- Designing new primitives and make extension on TAP: a formal verified abstract model of TEE.

Honors & Awards

Freshmen Scholarship S

Shanghai Jiao Tong University Sep. 2020

Zhiyuan Honorary Scholarship

Shanghai Jiao Tong University 2020, 2021, 2022

Top 2% in SJTU

Isaiah: A C-and-Java-like compiler

[Github Link]

Compiler, Java

- Isaiah is a compiler written in Java for compiling a C-and-Java-like Language named Mx*.
- With 7k+ lines of codes and performance close to GCC-O1.
- Use ANTLR4 as frontend generator, LLVM-minor as IR, rv32im as assembly.
- Support λ -function and more complex class grammar than others.

YPU: An Speculative Executed CPU on FPGA

[Github Link]

FPGA, CPU, Verilog

- YPU is a rv32i CPU written in Verilog HDL and working fine on FPGA at 100 MHz.
- With 3k+ lines of codes and performance much better than a 5-stage pipeline.
- Supports fresh Speculative Execution based on Tomasulo Algorithm.
- Other features: precise interruption, BPU, icache, Load Buffer, prefetching.
- Well-designed modules and much lower path delay than others' design.

Specialized Skills

Programming Language: C, C++, Java, Python, Verilog, RISC-V Assembly, Bash, Boogie, Go

Frameworks & Tools: gemu, OpenSBI, Docker, Vivado

English: Fully professional. TOEFL IBT (Feb 2023): 107/120, speaking: 23/30

Mandarin: Native Speaker