#### Digital System Lab

# LAB 3: PRIME NUMBER AND INTRODUCTION TO XENON BOARD

# ARYA AGARWAL Roll Number - 210070012

## 18 August 2022

## 1. Overview of the Experiment / Assignment:

- In this experiment, first we were introduce to Xenon board.
- Then using Quartus and Xenon board given to us we have to design a system that detects a prime number.
- After writing the vhdl code, we have to test our logic circuit using xenon board.

## 2. Experiment Setup or Approach to the Assignment:

• By observing the Truth table (given below) for detecting a prime number, we try to formulate the possible circuit which is drawn below.

| N3 | N2 | N1 | N0 | P |
|----|----|----|----|---|
| 0  | 0  | 0  | 0  | 0 |
| 0  | 0  | 0  | 1  | 0 |
| 0  | 0  | 1  | 0  | 1 |
| 0  | 0  | 1  | 1  | 1 |
| 0  | 1  | 0  | 0  | 0 |
| 0  | 1  | 0  | 1  | 1 |
| 0  | 1  | 1  | 0  | 0 |
| 0  | 1  | 1  | 1  | 1 |
| 1  | 0  | 0  | 0  | 0 |
| 1  | 0  | 0  | 1  | 0 |
| 1  | 0  | 1  | 0  | 0 |
| 1  | 0  | 1  | 1  | 1 |
| 1  | 1  | 0  | 0  | 0 |
| 1  | 1  | 0  | 1  | 1 |
| 1  | 1  | 1  | 0  | 0 |
| 1  | 1  | 1  | 1  | 0 |

• Therefore, the possible figure of circuit is given in Fig 1




Fig 1

### 2.1 Design Code and Documentation:


Now once we have drawn the circuits on paper, its time to describe the circuit using code in vhdl language in Quartus. The dut, gates files will almost be same except some minor changes in both case.

The code for the main file is written below which is used to describe the circuit.

You can refer to the pen paper design for instance and signal names.

```
library ieee;
use ieee.std_logic_1164.all;
       library work; use work.Gates.all;
     ⊟entity prime_number is
⊟ port (a,b,c,d:in std_logic;
   output:out std_logic);
   end entity prime_number;
10
11
12
     □architecture struct of prime_number is
      Lsignal s1,s2,s3,s4,s5,s6,s7,s8,s9:std_logic;
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
33
33
33
33
33
36
37
38
     □begin
|I1 : INVERTER
       port map(a=>a,y=>s1);
I2 : INVERTER
       port map(a=>b,y=>s2);
I3 : INVERTER
       port map(a=>c,y=>s3);
A1 : AND_2
       port map(a=>c,b=>s2,y=>s5);
A2 : AND_2
       port map(a=>b,b=>d,y=>s6);
A3 : AND_2
       port map(a=>s4,b=>s5,y=>s8);
A4 : AND_2
       port map(a=>s6,b=>s7,y=>s9);
R1 : OR_2
       PORT map(a=>s1,b=>d,y=>s4);
R2 : OR_2
       PORT map(a=>s1,b=>s3,y=>s7);
R3: OR_2
       PORT map(a=>s8,b=>s9,y=>output);
end struct;
```


## **RTL VIEW**




# 3. Observations:

After you run the analysis of code with no error. The next step is to run the simulation. For this we again use the Modelsim - Altera Software. We also need the Testbench and the tracefile (already provided) to run the simulation. The simulation is shown below.

#### Digital System Lab



## TRANSCRIPT(all test cases passed successfully)



## **XENON BOARD**

After running the code successfully, we have to connect our design to Xenon by creating svf file of our code. First, we will open PIN PLANNER from tools ,then we will assign the each input vector a particular switch and output vector a particular LEDs. We have to refer to Xenon User manual for numbering of the switches and LEDs. Before Using the Xenon Board, it should be checked thoroughly. We have to perform all the tests before we use it. Once the Testing is done we can throw our svf file in our Xen10 board using UrJTAG.

After doing we can check all the testcases manually.

Here is my Xenon board for a particular case. You can see the LED is ON.

