Experiment 1 Part-A: XOR Using NAND Gates

Name: Arya Agarwal Roll Number:210070012

August 7, 2022

1 Overview of the Experiment

- The purpose of the experiment is to design a XOR gate.
- I used NAND gates to create the design.
- There would be two input bits and only one output bit.

2 Approach to the Experiment

I used two input bits and five NAND gates to complete the experiment. Two NAND gates were used to get the negation of the two input bits . My pen paper design is shown below in Figure 1.

3 Include your design documentation and code if relevant

The two bits A and B are first fed in N1 and N2 NAND gates seperately as shown in Figure 1 so that we get negation of A and negation of B respectively. Then A-bar and B are fed together in N3 gate and B-bar and A in N4. Finally the output bits from both are fed in the N5 NAND gate. Here is my VHDL code. You can refer to Figure 1 for signal names and instance names.





Figure 1: Pen Paper Design.

```
VHDL CODE FOR XOR USING NAND GATES
library ieee; use ieee.std_logic_1164.all;
library work; use
work.Gates.all;
entity xor_using_nand is
  port( in1, in2:in std_logic;
output:out std logic;
); end entity xor_using_nand
architecture trivial of xor_using_nand is
  for all: NAND_2
     use entity work.NAND_2(Equations)
  signal s1, s2, s3, s4: std_logic;
 begin
N1:component NAND_2 port
map(in1,in1,s1)
N2:component NAND_2 port
map(in2,in2,s2)
N3:component NAND_2 port
map(s1,in2,s4)
N4:component NAND_2 port
map(in1,s2,s3)
N5:component NAND_2 port
map(s4,s3,output) end
trivial;
```

RTL VIEW



4 OBSERVATIONS


Testbench was then finally compiled using the tracefile provided in which the first column contains 2 bits in which the first one is in1 and the second one is in2 and the second column corresponds to the final output. Finally we observe that the digital logic is correct and all the test cases have been successfully passed. You can refer to the truth table and RTL simulation below.

TRUTH TABLE


XOR Truth Table				
A	В	Q		
0	0	0		
0	1	1		
1	0	1		
1	1	0		

Here A is in 1 and B is in 2 and Q is the output.

RTL SIMULATION



TRANSCRIPT



Experiment 1 Part-B: FULL ADDER USING NAND GATES

Name:Arya Agarwal Roll Number:210070012


August 7, 2022

1 Overview of the Experiment

- The purpose of the experiment is to design a Full adder.
- We have used only NAND gates to create the design.
- There would be three input bits and two output bits.

2 Approach to the Experiment

I used three input bits out of which one is carry and nine NAND gates to complete the experiment . Four NAND gates were used to get the XOR of A and B. We finally get two outputs one is the sum and other is the carry (Cout). My pen-paper design is shown below.




3 Include your design documentation and code if relevant

The NAND gates N1,N2,N3,N4 are designed to get the XOR relation between the bits A and B. Then Cin and (A XOR B) are fed in N5.The gates N6,N7,N8 are used to get the final output which is sum -((A XOR B) XOR Cin). Finally we have to use one NAND gate N9 to get the carry output Cout which is AB+(A XOR B)C . You can refer to the pen-paper diagram for component names and other thongs. Below is my VHDL code.

VHDL CODE FOR FULL ADDER USING NAND GATES

```
library ieee;
use ieee.std_logic_1164.all;
library work;
use work.Gates.all;
entity xor using nand is
  port(
      in1, in2:in std logic;
            output:out std_logic;
            );
end entity xor using nand
architecture trivial of xor using nand is
  for all: NAND 2
    use entity work.NAND_2(Equations)
  signal s1, s2, s3, s4: std logic;
 begin
N1:component NAND 2
      port map(in1,in1,s1)
N2:component NAND 2
      port map(in2,in2,s2)
N3:component NAND_2
      port map(s1,in2,s4)
N4:component NAND_2
      port map(in1,s2,s3)
N5:component NAND_2
      port map(s4,s3,output)
end trivial;
```

RTL VIEW




4 OBSERVATIONS

Testbench was then finally compiled using the tracefile provided in which the first column contains 3 bits in which the first one is A, the second one is B and the third input bit is Cin. Second column contains two output bits out of which first one is the sum bit and the second one is the carry bit. Please refer to the truth table given below.

TRUTH TABLE

Α	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

RTL SIMULATION



TRANSCRIPT(All test cases have been passed)

