

LAB 6: ALU CIRCUIT USING BEHAVIORAL-DATAFLOW

ARYA AGARWAL
Roll Number - 210070012

10 September 2022

1. Overview of the Experiment / Assignment:

- In this experiment, we have to watch the videos of behavioral structure.
- Then we were introduced to our lab 6 experiment. In this experiment we have to design an ALU circuit which performs various operations depending on the selection inputs.
- Then using Quartus and tracefile provided we have to write our VHDL code for our design. In this design we have to only use behavioral dataflow.
- After writing the VHDL code, we have to check our design using Scanchain.

2. Experiment Setup or Approach to the Assignment:

- In this experiment we have to take 8 inputs and we will correspondingly will get 8 outputs. In this ALU circuit we will perform 4 different kind of operations depending upon the selection input bits. We were told to take the 2 of our input bits as our selection input bits. Below is the table which tells which operation will be performed based on the selection input. Four operations performed were Rotation, Subtraction, Multiplication and bitwise XOR operation.
- We were given an incomplete code which contained some hints and basics of our VHDL code. We have to complete that code and then check our program using SCANCHAIN.




Figure 1: ALU with 4 functions

S1	S0	ALU Output
0	0	Rotate left A by B[2:0] number of bits
0	1	Performs B-A Operation
1	0	Produces output as 5*A
1	1	Performs bitwise A xor B Operation

2.1 Design Code and Documentation:

Now once we understood all the functions and their logic, it's time to describe the circuit using code in VHDL language in Quartus. The DUT, gates files will almost be same except some minor changes in both cases.

The code for the main file is written below which is used to describe the circuit.

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4
5  entity alu_beh is
6  generic(
7    operand_width : integer:=4);
8  port (
9    A: in std_logic_vector(operand_width-1 downto 0);
10   B: in std_logic_vector(operand_width-1 downto 0);
11   op: out std_logic_vector((operand_width*2)-1 downto 0)) ;
12  end alu_beh;
13
14
15  architecture a1 of alu_beh is
16
17
18  function sub(A: in std_logic_vector(operand_width-1 downto 0);
19             B: in std_logic_vector(operand_width-1 downto 0))
20    return std_logic_vector is
21    -- declaring and initializing variables using aggregates
22    variable diff : std_logic_vector(operand_width*2-1 downto 0) := (others=>'0');
23    variable carry : std_logic:= '1';
24  begin
25    -- Hint: Use for loop to calculate value of "diff" and "carry" variable
26    -- Use aggregates to assign values to multiple bits
27    Loop_1 : for i in 0 to 3 loop
28      diff(i) := B(i) xor ('1' xor A(i)) xor carry;
29      carry := (B(i) and carry) or (('1' xor A(i)) and (B(i) or carry));
30    end loop Loop_1;
31
32
33
34    return diff;
35  end sub;
36
37

```

```

38  function rolf(A: in std_logic_vector(operand_width-1 downto 0);
39             B: in std_logic_vector(operand_width-1 downto 0))
40    return std_logic_vector is
41    variable shift : std_logic_vector((operand_width*2)-1 downto 0) := (others=>'0');
42    variable r : integer := 0;
43    variable temp : std_logic_vector((operand_width*2)-1 downto 0) := (others=>'0');
44  begin
45
46    shift(operand_width-1 downto 0) := A;
47
48
49    Loop_3 : for i in 0 to 2 loop
50
51      temp := shift;
52
53      if B(i) = '1' then
54        r := (2**i);
55      else
56        r := 0;
57      end if;
58
59      Loop_4 : for j in 0 to 7 loop
60        if (j+r)>7 then
61          shift(j+r-8) := temp(j);
62        else
63          shift(j+r) := temp(j);
64        end if;
65      end loop Loop_4;
66
67    end loop Loop_3;
68
69  end loop Loop_3;
70

```

```

2
3 -- Hint: use for loop to calculate value of shift variable
4 -- shift(____ downto ____ ) & shift(____ downto ____ )
5 -- to calculate exponent, you can use double asterisk. ex: 2**i
6
7 return shift;
8 end rolf;
9
10
11 begin
12 a1 : process( A, B)
13 begin
14 -- complete VHDL code for various outputs of ALU based on select lines
15 -- Hint: use if/else statement
16
17 F1 : if ((A(3)='0')and(B(3)='0')) then
18     op <= rolf (A,B);
19
20     elsif ((A(3)='0')and(B(3)='1')) then
21         op <= sub (A,B);
22
23     elsif ((A(3)='1')and(B(3)='0')) then
24         op <= (others => '0');
25         op(0) <= A(0);
26         op(1) <= A(1);
27         op(2) <= A(0) xor A(2);
28         op(3) <= A(1) xor A(3) xor (A(0) and A(2));
29         op(4) <= A(2) xor ((A(1) and A(3))or(A(3) and A(0) and A(2))or(A(1) and A(0) and A(2)));
30         op(5) <= A(3) xor (A(2) and ((A(1) and A(3))or(A(3) and A(0) and A(2))or(A(1) and A(0) and A(2))));
31         op(6) <= A(3) and (A(2) and ((A(1) and A(3))or(A(3) and A(0) and A(2))or(A(1) and A(0) and A(2))));
32
33
34
35
36
37
38
39
40
41
42


```

```

102
103 else
104     op <= (others => '0');
105     op(0) <= A(0) xor B(0);
106     op(1) <= A(1) xor B(1);
107     op(2) <= A(2) xor B(2);
108     op(3) <= A(3) xor B(3);
109
110
111 end if;
112
113 -- sub function usage :
114 -- signal_name <= sub(A,B)
115 -- variable_name := sub(A,B)
116 --
117 -- concatenate operator usage:
118 -- "0000"&A
119 end process ; --a1
120 end a1 ; -- a1


```

2.2 RTL VIEW



3. Observations:

After you run the analysis of code with no error. The next step is to run the simulation. For this we again use the MODELSIM - Altera Software. We also need the Testbench and the TRACEFILE (already provided) to run the simulation. The simulation is shown below.



3.1 TRANSCRIPT(all test cases passed successfully)

```

***
File Edit View Compile Simulate Add Transcript Tools Layout Bookmarks Window Help
ColumnLayout Default
Waveform
Transcript
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_beh
# -- Compiling architecture al of alu_beh
# End time: 19:54:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vcom -93 -work work {C:/Users/ARIYA AGARWAL/Desktop/LAB6/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:54:15 on Sep 09,2022
# vcom -reportprogress 300 -93 -work work C:/Users/ARIYA AGARWAL/Desktop/LAB6/Testbench.vhdl
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 19:54:15 on Sep 09,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
#
# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_insim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc" Testbench
# vsim -t lps -L altera -L lpm -L sgate -L altera_mf -L altera_insim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc" Testbench
# Start time: 19:54:15 on Sep 09,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behavior)
# Loading work.dut(dutwrap)
# Loading work.alu_beh(al)
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: SUCCESS, all tests passed.
# Time: 4864 ns Iteration: 0 Instance: /testbench
VSIOM>

```


4. SCANCHAIN

After running the code successfully, we have to connect our design to Xenon. Then we were provided with the SCANCHAIN files. After adding the Top-level file from the SCANCHAIN files to our main code file. Then making some minor changes in the top level file and then set it as top level entity. Then Compile the whole design. Once the design is compiled make the .svf file and throw it in our URJTAG after connecting the Xen10 board to our PC. Before Using the Xenon Board, it should be checked thoroughly. We have to perform all the tests before we use it. Once the Testing is done we can throw our svf file in our Xen10 board using URJTAG. Then using SCANCHAIN we can check our logic.

The benefit of using SCANCHAIN over Xen10 is that if we want to check a 9 output bit device we can't check it using Xen10 board because it only contains 8 LEDs. Another benefit is that SCANCHAIN is much faster than Xen10.

After doing all the necessary steps SCANCHAIN will create an output file which will show how many cases passed.

Here is my output file. My design did not contain any test case failure.



```

File Edit View

00000000 00000000 Success
00000001 00000000 Success
00000010 00000000 Success
00000011 00000000 Success
00000100 00000000 Success
00000101 00000000 Success
00000110 00000000 Success
00000111 00000000 Success
00001000 00001000 Success
00001001 00001001 Success
00001010 00001010 Success
00001011 00001011 Success
00001100 00001100 Success
00001101 00001101 Success
00001110 00001110 Success
00001111 00001111 Success
00010000 00000001 Success
00010001 00000010 Success
00010010 00000100 Success
00010011 00001000 Success
00010100 00010000 Success
00010101 00100000 Success
00010110 01000000 Success
00010111 10000000 Success
00011000 00000111 Success
00011001 00001000 Success
00011010 00001001 Success
00011011 00001010 Success
00011100 00001011 Success
00011101 00001100 Success
00011110 00001101 Success
00011111 00001110 Success
00100000 00000010 Success
00100001 00000100 Success
00100010 00001000 Success
00100011 00010000 Success
00100100 00100000 Success
00100101 01000000 Success
00100110 10000000 Success
00100111 00000001 Success

```

00000000 00000000 Success
00000001 00000000 Success
00000010 00000000 Success
00000011 00000000 Success
00000100 00000000 Success
00000101 00000000 Success
00000110 00000000 Success
00000111 00000000 Success
00001000 00001000 Success
00001001 00001001 Success
00001010 00001010 Success
00001011 00001011 Success
00001100 00001100 Success
00001101 00001101 Success
00001110 00001110 Success
00001111 00001111 Success
00010000 00000001 Success
00010001 00000010 Success
00010010 00000100 Success
00010011 00001000 Success
00010100 00010000 Success
00010101 00100000 Success
00010110 01000000 Success
00010111 10000000 Success
00011000 00000111 Success
00011001 00001000 Success
00011010 00001001 Success
00011011 00001010 Success
00011100 00001011 Success
00011101 00001100 Success
00011110 00001101 Success
00011111 00001110 Success
00100000 00000010 Success
00100001 00000100 Success
00100010 00001000 Success
00100011 00010000 Success
00100100 00100000 Success
00100101 01000000 Success

▼

Failure

✕

⌂

↓

↑

↕

✕

Notepad

Cannot find "Failure"

OK