


Controlled planar-versus-localized architecture comparison

Held identical in both configurations


168 PEs (14 x 12) | RFs: 12 input, 192 weight, 16 partial-sum entries/PE | 128-KiB global SRAM
8-b inputs/weights | 16-b partial sums/outputs | fixed mapping | 1-ns clock

Planar baseline



ONLY CONTROLLED
ARCHITECTURAL CHANGE

Localized configuration



Fixed mapping: highest-level event counts, Timeloop cycles, and PE utilization remain unchanged.