



Verified architecture- and link-level evidence summary

Architecture level: Timeloop/Accelergy



Timeloop cycles and utilization unchanged within each workload pair

Circuit level: ngspice 42 representative link



Architecture and circuit results are separate;
link delay is not inference latency.