

3. Encoders and decoders (using the principle)
4. Adder and subtractions, in these laboratory students will construct a full adder and subtract or using basic design principle.
5. RS, D-Type, clocked D and master slave. In this laboratory students will design and verify the concepts of different flip-flops based on basic logic gates.
6. Design of counters (decade counters and binary counters). Students will design decade and binary counters verify the concepts suing the CAD tools.
7. Design of shift registers (serial in serial out and parallel in parallel out)

Reference Books:

1. Malvino: *Digital Computer Electronics*
2. Morris Mano: *Digital Logic and Computer Design*
3. Frederic J. Mowle: *A systematic approach to digital logic design*

Contents

Chapter 1 INTRODUCTION (20 min)

| | | |
|-----|--------------------------------------|-----|
| 1.1 | Digital Number System..... | 1-6 |
| 1.2 | Digital and Analog System | 1 |
| 1.3 | Integrated Circuit (IC) | 2 |
| ⌚ | Examination Question Solutions | 2 |
| | | 4 |

Chapter 2 NUMBER SYSTEM AND CODES (1.5 hr)

| | | |
|-------|---|----|
| 2.1 | Binary to Decimal and Decimal to Binary Conversions | 8 |
| 2.1.1 | Binary Number System..... | 8 |
| 2.1.2 | Decimal Number System..... | 8 |
| 2.2 | Octal, Hexadecimal Number System and Conversions | 11 |
| 2.2.1 | Octal Number System | 11 |
| 2.2.2 | Hexadecimal Number System | 11 |
| 2.3 | Binary Arithmetic 1's Complement and 2's Complement | 16 |
| 2.3.1 | 1's Complement Subtraction | 16 |
| 2.3.2 | 2's Complement Subtraction | 17 |
| 2.4 | Gray Code | 18 |
| 2.5 | Instruction Codes..... | 21 |
| 2.6 | Alphanumeric Characters | 22 |
| 2.6.1 | ASCII Code..... | 22 |
| 2.6.2 | EBCDIC Code..... | 28 |
| 2.7 | Modulo 2 System | 35 |
| 2.8 | Binary Coded Decimal and Excess-3 Code | 36 |
| 2.8.1 | Binary Coded Decimal (BCD)..... | 36 |
| 2.8.2 | Excess-3 Code | 39 |
| 2.9 | Parity Method for Error Detection | 40 |
| 2.10 | Nine's (9's) and Ten's (10's) Complements | 42 |
| ⌚ | Examination Question Solutions | 48 |

Chapter 3 BOOLEAN ALGEBRA AND LOGIC GATES (1 hr) 67-94

| | | |
|-------|---|----|
| 3.1 | Basic Definition | 67 |
| 3.1.1 | Definition of Boolean Algebra..... | 69 |
| 3.2 | Basic Properties and Theorem of Boolean Algebra | 70 |
| 3.2.1 | Principle of Duality | 70 |
| 3.2.2 | Basic Theorems..... | 70 |
| 3.3 | De-Morgan's Theorem | 71 |
| 3.4 | Logic Gates And Truth Tables | 72 |
| 3.5 | Universality of Nand and Nor Gate | 77 |
| 3.6 | Tristate Logic or Three-State Logic | 79 |
| ⌚ | Examination Question Solutions | 82 |
| ⌚ | Additional Question Solutions | 86 |

Chapter 4 SIMPLIFICATION OF BOOLEAN FUNCTION (1 hr) 95-150

| | | |
|-------|------------------------------------|-----|
| 4.1 | Venn Diagram | 95 |
| 4.2 | Karnaugh Maps Up to Five Variables | 96 |
| 4.3 | Canonical and Standard Forms | 103 |
| 4.3.1 | Minterm | 104 |
| 4.3.2 | Maxterm | 105 |
| 4.4 | Don't Care Conditions | 107 |
| 4.5 | Logic Gates Implementation | 109 |
| 4.6 | Examination Question Solutions | 112 |
| 4.7 | Additional Question Solutions | 132 |

Chapter 5 COMBINATION LOGIC (1.5 hr) 151-196

| | | |
|-------|----------------------------------|-----|
| 5.1 | Introduction | 151 |
| 5.1 | Design Procedure | 152 |
| 5.2 | Adders and Subtractors | 153 |
| 5.2.1 | Adders | 153 |
| 5.2.2 | Subtractor | 156 |
| 5.3 | Code Conversion | 158 |
| 5.3.1 | Binary-to-gray Converter | 158 |
| 5.3.2 | Gray to Binary Converter | 160 |
| 5.3.3 | BCD to Excess-3 Code Converter | 162 |
| 5.3.4 | Excess-3 to BCD Code Converter | 164 |
| 5.4 | Analysis Procedure | 166 |
| 5.5 | Multilevel Nand and Nor Circuits | 167 |
| 5.6 | Parity Generation and Checking | 171 |
| 5.6.1 | Parity Generator | 171 |
| 5.6.2 | Parity Checker | 172 |
| 5.7 | Examination Question Solutions | 181 |

Chapter 6 MSI AND LSI COMBINATIONAL LOGIC DESIGN (1.5 hr) 197-238

| | | |
|-------|-------------------------------------|-----|
| 6.1 | Binary Adder and Subtractor | 197 |
| 6.2 | Decimal Adder | 199 |
| 6.3 | Magnitude Comparator | 200 |
| 6.4 | Decoder and Encoder | 202 |
| 6.4.1 | Decoder | 202 |
| 6.4.2 | Encoders | 202 |
| 6.5 | Multiplexer and Demultiplexer | 205 |
| 6.5.1 | Multiplexer | 206 |
| 6.5.2 | Demultiplexers or Data Distributors | 206 |
| 6.6 | Read-Only Memory (ROM) | 212 |
| 6.7 | Programmable Logic Array (PLA) | 213 |
| 6.8 | Examination Question Solutions | 217 |
| 6.9 | | 220 |

Chapter 7 SEQUENTIAL LOGIC (1.5 hr) 239-282

| | | |
|-------|---|-----|
| 7.1 | Flip Flop and their Types | 240 |
| 7.1.1 | S-R (Set-Reset) Flip-Flop | 241 |
| 7.1.2 | D Flip-Flop | 242 |
| 7.1.3 | JK Flip Flop | 244 |
| 7.1.4 | T Flip Flop | 245 |
| 7.2 | Master-Slave Flip Flop | 246 |
| 7.3 | Analysis of Clocked Sequential Circuits | 247 |
| 7.4 | State Reduction and Assignment | 251 |
| 7.5 | Triggering of Flip Flops | 254 |
| 7.6 | Edge Triggered Device | 255 |
| 7.7 | Design Procedure of Sequential Circuits | 256 |
| 7.8 | Excitation Table of a Flip-Flop | 257 |
| 7.9 | Inter Conversion of Flip-Flops | 257 |
| 7.10 | Examination Question Solutions | 265 |

Chapter 8 REGISTERS, COUNTERS AND MEMORY UNIT (1.5 hr) 283-332

| | | |
|-----|--------------------------------|-----|
| 8.1 | Registers | 283 |
| 8.2 | Shift Registers | 284 |
| 8.3 | Ripple Counters | 294 |
| 8.4 | Synchronous Counters | 297 |
| 8.5 | Johnson Counter | 300 |
| 8.6 | Random Access Memory (RAM) | 301 |
| 8.7 | Error Correction Codes | 303 |
| 8.8 | Hazards | 306 |
| 8.9 | Examination Question Solutions | 308 |

Chapter 9 ARITHMETIC LOGIC UNITS (1.5 hr) 333-342

| | | |
|-----|--------------------------------|-----|
| 9.1 | Examination Question Solutions | 333 |
|-----|--------------------------------|-----|

Chapter 10 DIGITAL INTEGRATED CIRCUITS (1.5 hr) 343-362

| | | |
|------|---|-----|
| 10.1 | Bipolar Transistor Characteristics | 343 |
| 10.2 | Resistor-Transistor Logic (RTL) | 345 |
| 10.3 | Diode Transistor Logic (DTL) | 346 |
| 10.4 | Integrated-Injection Logic (I ₂ L) | 348 |
| 10.5 | Transistor-Transistor Logic (TTL) | 349 |
| 10.6 | Emitter-Coupled Logic (ECL) | 354 |
| 10.7 | Metal-Oxide Semiconductor (MOS) | 356 |
| 10.8 | Complementary MOS (CMOS) Logic | 361 |
| 10.9 | References | 363 |

CHAPTER 1

INTRODUCTION

| | | |
|-----|---------------------------------|---|
| 1.1 | Digital Number System | 1 |
| 1.2 | Digital and Analog System | 2 |
| 1.3 | Integrated Circuit (IC) | 2 |

1.1 DIGITAL NUMBER SYSTEM

The study of number system is important from the viewpoint of understanding how data are represented before they can be processed by any digital system including a digital computer. There are two basic ways of representing the numerical values of the various physical quantities with which we constantly deal in our day-to-day lives. One of the ways, referred to as analogue, is to express the numerical values of the quantity as a continuous range of the values of the two expected extreme values. The underlying concept in this mode of representation is that variation in the numerical value of the quantity is continuous and could have any of the infinite theoretically possible values between the two extremes.

The other possible way, referred to as digital, represents the numerical value of the quantity in steps of discrete values. The numerical values are mostly represented using binary numbers. To summarize, while an analogue representation gives a continuous output, a digital representation produces a discrete output. Analog system contain devices that process or work on various physical quantities represented in analog form. Digital system contains devices that process the physical quantities

represented in digital form. Digital techniques and systems have the advantages of being relatively much easier to design and having higher accuracy, programmability, noise immunity, easier storage of data and ease of fabrication in integrated circuit form, leading to availability of more complex functions in a smaller size.

1.2 DIGITAL AND ANALOG SYSTEM

Digital systems represent information using a binary system where data can assume one of only two possible values: 0 or 1. Digital systems are designed to store, process and communicate information in digital form. They are found in a wide range of applications, including process control, communication systems, digital instruments and consumer products. The digital computer, more commonly called the computer, is an example of a typical digital system. A digital system is a system that stores data in a discrete way. The opposite is an analogue system, which stores the data in a continuous way. Examples of digital systems are calculator, digital voltmeters, general purpose computers etc.

Systems based on continuous forms of information are called analog systems or devices. A watch that displays time with hour, minute and second hands is an example of an analog device whereas a watch that displays the time in decimal digits is a digital device. Analog computers and other analog systems were in use long before digital devices were perfected. Why then have digital systems supplanted analog systems in most application areas? There are several reasons.

- + In general, digital techniques offer more flexibility than do analog techniques in that they can more easily programmed to perform any desired algorithm.
- + Digital circuits provide for more powerful processing capabilities in terms of speed.
- + Numeric information can be represented digitally with greater precision and range than it can with analog signals.
- + Information storage and retrieval functions are much easier to implement in digital form than in analog.
- + Digital techniques allow use of built-in error detection and correction mechanisms.
- + Digital systems lend themselves to miniaturization more than do analog systems.

1.3 INTEGRATED CIRCUIT (IC)


An Integrated circuit (IC) or monolithic integrated circuit or microchip is a set of electronic circuits on one small flat piece of semiconductor material that is normally silicon. The integration of large numbers of tiny MOS transistors into a small chip results in circuits that are orders of magnitude smaller than conventional electronic components. The IC's mass production capability,

reliability and building-block approach to circuit design has ensured the rapid adoption of standardized ICs in place of designs using discrete transistors. An integrated circuit is defined as a circuit in which all or some of the circuit elements are inseparably associated and electrically interconnected so that it is considered to be indivisible for the purpose of construction and commerce.

The integrated circuit or IC is a miniature, low cost electronic circuit consisting of active and passive components that are irreparably joined together on a single crusted chip of silicon. Most of the components used in ICs are not similar to conventional components in appearance although they perform similar electrical functions. Integrated circuits offer a wide range of applications and could be broadly classified as:

- i) Digital ICs
- ii) Linear ICs

Based upon the requirements, distinctly different IC technology namely Monolithic technology and Hybrid technology have been developed. In monolithic integrated circuits, all circuit component both active and passive elements and their interconnections are manufactured into or on top of a single chip of silicon. The monolithic circuit is ideal for applications where identical circuits are required in very large quantities and hence provides lowest per unit cost and highest order of reliability. In hybrid circuits, separate component parts are attached to a ceramic substrate and interconnected by means of either metallization pattern or wire bonds. This technology is more adaptable to small quantity custom circuits. Based upon the active devices used, ICs can be classified as bipolar (using BJT) and unipolar (using FET).



EXAMINATION QUESTION SOLUTIONS

1. Compare analog and digital system. [2011/F, 2011/S, 2012/S, 2012/F, 2014/F, 2015/S, 2015/F, 2017/F, 2017/S, 2018/S, 2019/S]

Answer:

| S.N. | Analog system | Digital system |
|------|---|---|
| a) | System based on continuous forms of information are called analog system. | Digital systems represents information using binary system where data can assume one of only two possible value i.e., 0 or 1. |
| b) | An analog system is more prone to distortion. | A digital system is less prone to distortion. |
| c) | An analog system transmit data in the form of wave. | A digital system carries data in the binary form i.e., 0 or 1. |
| d) | Analog system draws large power. | Digital system draws only negligible power. |
| e) | It is expensive system. | It is less expensive system. |
| f) | Analog systems are less adjustable for a range of use. | Digital systems are more adjustable for a range of use. |
| g) | The data storage of an analog system is in the wave signal form. | Digital system stores the data in the binary form. |
| h) | Example: Analog watch, Analog voltmeter, analog thermometer etc. | Example: Digital watch, digital voltmeter, digital calculator etc. |
| i) | It is more accurate system but are less flexible. | It is less accurate system but are more flexible. |

2. Describe in brief why most of system in the present days has been converted to digital rather than analog. [2013/S, 2014/F]

Answer:

Digital techniques and systems have the advantages of being relatively much easier to design and having higher accuracy, programmability, noise immunity, easier storage of data and ease of fabrication in integrated circuit form, leading to availability of more complex functions in a smaller size. The main advantages of digital signals over analog signals is that the precise signal level of the digital signal is not vital. Digital signals can convey information with greater noise immunity, because each information component is determined by the presence or absence of data bit (0 or 1). Analog signals vary continuously and their value is affected by all level of noise.

Digital signals do not get corrupted by noise. Digital signals can be processed by digital circuit components which are cheap and easily produced in many components on a single chip. Again, noise propagation through the demodulation system is minimized with digital techniques. Digital signals can be encrypted. Digital signals typically use less bandwidth. Digital transmission is more secure than analog transmission.

Also, it enables multi-directional transmission simultaneously. Thus, most of the system in the present days has been converted to digital rather than analog.

3. Define analog and digital system. [2013/F, 2016/F, 2016/S, 2018/F]

Answer:

A signal is considered analog if it is defined for all points in time and if it can take any real magnitude value within its range. An analog system is a system that represents data using a direct conversion from one form to another. In other words, an analog system is a system that is continuous in both time and magnitude.

A signal or system is considered digital if it is both discrete time and quantized. In other words, a digital system is a system that stores data in a discrete way and it deals with digital signal.

4. "Digital circuits are easier to design than analog circuit". Do you agree with this statement? Give reason to support your answer.

[2014/S]

Answer:

A digital circuit is a circuit where the signal must be one of the two discrete levels. Each level is interpreted as one of two different states (For example; on/off, 0/1, true/false). Digital circuits use transistors to create logic gates in order to perform Boolean logic. Digital circuits are less susceptible to noise or degradation in quality than analog circuits. It is also easier to perform error detection and correction with digital signals. Digital techniques are helpful because it is lot easier to get an electronic device to switch into one of a number of known states than to accurately reproduce a continuous range of values. In a digital system, a more precise representation of a signal can be obtained by using more binary digits to represent it. While this requires more digital circuits to process the signals, each digit is handled by the same kind of hardware, resulting in an easily scalable system. In an analog system, additional resolution requires fundamental improvements in the linearity and noise characteristics of each step of the signal chain.

With computer controlled digital systems, new functions to be added through software revision and no hardware changes. Often this can be done outside of the factory by updating the products software. Information storage can be easier in digital system than in analog ones. In some cases, digital circuits use more energy than analog circuits to accomplish the same tasks, thus producing more heat which increases the complexity of the circuits such as the inclusion of heat sinks. A digital circuit called logic gates that can be used to create combinational logic. Each logic when acting on logic signals. A logic gate is generally created from one or more electrically controlled switches, usually transistors. The output of a logic gate can be, in turn control or feed into more logic gates. Thus, digital circuits are easier to design than analog circuits.

5. How can we represent the information? [2015/S]

Answer:

The signals in most present day's electronic digital system use just two values and are therefore said to be binary. The two discrete values used are often called 0 and 1, the digits for the binary number system. Information is represented using signals. Electrical signals such as voltage and currents are the most common. There are two types of signals: Analog and digital signal. Analog signals represent information that is continuous in time and value. Digital signals represent information that is discrete in time and value.




Figure: Analog signals




Figure: Digital signals

6. List out the advantages of digital system over the analog system. [2016/F, 2019/F]

OR, Why digital systems are preferred over analog system.

Answer:

Advantages of digital system over the analog system are;

- a) Reproducibility of the results and accuracy
- b) Flexibility and functionality
- c) Programmability
- d) Ease of design.
- e) High speed
- f) Economy.
- g) Maintainability
- h) Process more efficiently and reliably
- i) Does not affect by noise
- j) Compact storage
- k) Simple circuit
- l) Low power consumption
- m) Small in size

7. Which system is more efficient for logical computation? [2015/F]

Answer: Digital system is more efficient for logical computation.

8. Explain the digital number system.

Answer: See the topic 1.1.

[2017/S]

9. How does the logic system express data during computation?

Answer:

Logic system expresses data during computation by using current. If current is flowing, then it is expressed as binary 1 and if there is absence of current, then it is expressed as binary 0. Logic system can also be expressed by voltage with presence and absence of voltage representing 1 and 0 respectively.

CHAPTER 2

NUMBER SYSTEM AND CODES

| | | |
|-------|---|----|
| 2.1 | Binary to Decimal and Decimal to Binary Conversions..... | 8 |
| 2.1.1 | Binary Number System | 8 |
| 2.1.2 | Decimal Number System..... | 8 |
| 2.2 | Octal, Hexadecimal Number System and Conversions | 11 |
| 2.2.1 | Octal Number System | 11 |
| 2.2.2 | Hexadecimal Number System | 11 |
| 2.3 | Binary Arithmetic 1's Complement and 2's Complement | 16 |
| 2.3.1 | 1's Complement Subtraction..... | 16 |
| 2.3.2 | 2's Complement Subtraction..... | 17 |
| 2.4 | Gray Code | 18 |
| 2.5 | Instruction Codes..... | 21 |
| 2.6 | Alphanumeric Characters | 22 |
| 2.6.1 | ASCII Code | 22 |
| 2.6.2 | EBCDIC Code | 28 |
| 2.7 | Modulo 2 System | 35 |
| 2.8 | Binary Coded Decimal and Excess-3 Code | 36 |
| 2.8.1 | Binary Coded Decimal (BCD)..... | 36 |
| 2.8.2 | Excess-3 Code | 39 |
| 2.9 | Parity Method for Error Detection | 40 |
| 2.10 | Nine's (9's) and Ten's (10's) Complements | 42 |

2.1 BINARY TO DECIMAL AND DECIMAL TO BINARY CONVERSIONS

2.1.1 Binary Number System

The binary number system is a radix-2 number system with '0' and '1' as the independent digits. In the binary system, the base is 2, so any number can be expressed by an array of numbers representing the coefficients of power 2. In a binary system, the weight of each successively higher position (to the left) is an increasing power of 2. Some terms like bit, nibble and byte are used in binary number system. Bit is used for a single binary digit. A binary number with four bits is called a nibble. When binary number has eight bits, then it is called a byte.

The first 16 numbers in the binary number system would be 0, 1, 10, 11, 100, 101, 110, 111, 1000, 1001, 1010, 1011, 1100, 1101, 1110, and 1111. The next number after 1111 is 10000 which is the lowest binary number with five digits.

2.1.2 Decimal Number System

The decimal number system has a base of 10 and is a position-value system. The statement 'the decimal number system has a base of 10' implies that it contains ten unique symbols (or digits) i.e., 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9. The ten digits do not limit us to express only ten different quantities because we use the various digits in appropriate positions within a number to indicate the magnitude of the quantity. For expressing quantities exceeding nine, two or more digits are used and the position of each digit within the number indicates the magnitude it represents.

A. Binary to Decimal Conversions

The binary number system is a positional system where each binary digit (bit) carries a certain weight based on its position relative to the least significant bit (LSB). The right most bit is the LSB in a binary number and has a weight of $2^0 = 1$. Any number can be converted to its decimal equivalent simply by adding the products of each bit and its weight. For example;

$$\begin{aligned}10011 &= 1 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\&= 16 + 0 + 0 + 2 + 1 = (19)_{10}\end{aligned}$$

Example 1

Find the decimal equivalent of binary number 11010.

Solution:

| | | | | | |
|---------------|-------|-------|-------|-------|---|
| Binary weight | 2^4 | 2^3 | 2^2 | 2^1 | 2^0 |
| Weight value | 16 | 8 | 4 | 2 | 1 |
| Binary number | 1 | 1 | 0 | 1 | 0 |
| so, | | | | | $(11010)_2 = 1 \times 16 + 1 \times 8 + 0 \times 4 + 1 \times 2 + 0 \times 1 = (26)_{10}$ |

Example 2

Find the decimal equivalent of $(11011000)_2$

Solution:

$$\begin{aligned}(11011000)_2 &= 1 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 \\&\quad + 0 \times 2^1 + 0 \times 2^0 \\&= 128 + 64 + 0 + 16 + 8 + 0 + 0 = (216)_{10}\end{aligned}$$

Fractional number can also be represented in binary by placing bits to the right of the binary point, just as fractional decimal digits are placed to the right of the decimal point. The column weights of a binary number are,

$$2^n \dots 2^2 2^1 2^0 \cdot 2^{-1} 2^{-2} 2^{-3} 2^{-4} \dots 2^{-n}$$

↑ Binary point

This indicates that all the bits to the left of the binary point have weights that are positive powers of two, but all bits to the right of the binary points have weights that are negative power of two or fractional weights $\left(2^{-1} = \frac{1}{2}, \text{ etc.}\right)$.

Binary fractional number can also be converted into decimal fractional numbers. Mixed binary numbers can be converted into a decimal number by converting integer binary number and fractional binary number individually.

Example 3

Convert the following number into decimal $(1001010.0101)_2$

Solution:

$$\begin{aligned}&1 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 0 \times 2^{-1} \\&\quad + 1 \times 2^{-2} + 0 \times 2^{-3} + 1 \times 2^{-4} \\&= 1 \times 64 + 0 + 0 + 1 \times 8 + 0 + 2 + 0 + 0 + 1 \times 0.25 + 0 \times 0.125 \\&\quad + 1 \times 0.0625 = (74.3125)_{10}\end{aligned}$$

Example 4

Convert $(11101.01)_2$ to decimal.

Solution:

$$\begin{aligned}&1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} \\&= (29.25)_{10}\end{aligned}$$

B. Decimal to Binary Conversion

For the conversion of a decimal number into a binary number, decimal number is divided by 2 progressively and remainder is written down after each division. The remainder is then taken in a reverse order and it is the binary equivalent. This method of conversion is usually called the double dabble method.

Example 5

Convert $(1245)_{10}$ to binary equivalent.

Solution:

| | | |
|---|------|---|
| 2 | 1245 | 1 |
| 2 | 622 | 0 |
| 2 | 311 | 1 |
| 2 | 155 | 1 |
| 2 | 77 | 1 |
| 2 | 38 | 0 |
| 2 | 19 | 1 |
| 2 | 9 | 1 |
| 2 | 4 | 0 |
| 2 | 2 | 0 |
| | 1 | |

Now writing down all the remainders in reverse order, we get the binary equivalent of decimal number 1245. Thus,

$$(1245)_{10} = (10011011101)_2$$

Fractional decimal numbers are converted into binary numbers by multiplying it by 2. Carry in the integer position of the result is recorded and carry of the decimal position is again multiplied by 2. Again the process is repeated. The carries of integer position recorded are written downward which gives fractional binary number equivalent of fractional decimal number.

Example 6

Convert $(201.32)_{10}$ into its equivalent binary number.

Solution:**Integer 201**

| | | |
|---|-----|---|
| 2 | 201 | 1 |
| 2 | 100 | 0 |
| 2 | 50 | 0 |
| 2 | 25 | 1 |
| 2 | 12 | 0 |
| 2 | 6 | 0 |
| 2 | 3 | 1 |
| | 1 | |

Fraction 0.32

| |
|------------------------------|
| 0.32 × 2 = 0.64 with carry 0 |
| 0.64 × 2 = 0.28 with carry 1 |
| 0.28 × 2 = 0.56 with carry 0 |
| 0.56 × 2 = 0.12 with carry 1 |
| 0.12 × 2 = 0.24 with carry 0 |
| 0.24 × 2 = 0.48 with carry 0 |
| 0.48 × 2 = 0.96 with carry 0 |
| 0.96 × 2 = 0.96 with carry 1 |
| 0.92 × 2 = 0.84 with carry 1 |

Thus, $(201.32)_{10} = (11001001.010100011)_2$

Example 7

Convert the following $(0.0625)_{10} = (?)_2$

Solution:

$$\begin{aligned}0.0625 \times 2 &= 0.125 \text{ with a carry of 0} \\0.125 \times 2 &= 0.25 \text{ with a carry of 0}\end{aligned}$$

$$0.25 \times 2 = 0.50 \text{ with a carry of 0}$$

$$0.5 \times 1 = 0.00 \text{ with a carry of 1}$$

$$\text{i.e., } (0.0625)_{10} = (0.0001)_2$$

2.2 OCTAL, HEXADECIMAL NUMBER SYSTEM AND CONVERSIONS**2.2.1 Octal Number System**

The number system with base or radix eight is known as the octal number system. Although we can use any eight digits, it is customary to use the first eight decimal digits 0, 1, 2, 3, 4, 5, 6, 7. There is no 8 or 9 in octal number system.

Conversion from binary to octal and octal to binary is also quick and simple. In fact, octal numbers are used to represent binary numbers because of ease of conversion and compactness. Since digital circuits can process only zeros and ones, the octal numbers have to be converted into binary form employing special circuits known as octal to binary converters before being processed by the digital circuits.

2.2.2 Hexadecimal Number System

The binary number system forms the natural choice for the two state system. But in this system, the numbers tend to get short rather long. Hence to reduce the length of a given number, it is quite common to use hexadecimal system. The hexadecimal system has a base of 16: that is, it is composed of 16 digits and characters. It uses the digits 0 through 9 plus the letters A, B, C, D, E and F. Since numeric digits and alphabets both are used to represent the digits in the hexadecimal number system, this is alphanumeric number system. Table below shows the relationship between hexadecimal, decimal, octal and binary number system.

| Hexadecimal | Decimal | Octal | Binary |
|-------------|---------|-------|--------|
| 0 | 0 | 0 | 0000 |
| 1 | 1 | 1 | 0001 |
| 2 | 2 | 2 | 0010 |
| 3 | 3 | 3 | 0011 |
| 4 | 4 | 4 | 0100 |
| 5 | 5 | 5 | 0101 |
| 6 | 6 | 6 | 0110 |
| 7 | 7 | 7 | 0111 |
| 8 | 8 | | 1000 |
| 9 | 9 | | 1001 |
| A | 10 | | 1010 |
| B | 11 | | 1011 |
| C | 12 | | 1100 |
| D | 13 | | 1101 |
| E | 14 | | 1110 |
| F | 15 | | 1111 |

A. Octal to decimal conversion

An octal number can be easily converted to its decimal equivalent by multiplying each octal digit by its positional weight.

Example 8

Convert octal 756 to decimal

Solution:

$$(756)_8 = 7 \times 8^2 + 5 \times 8^1 + 6 \times 8^0 = (494)_{10}$$

Example 9

Convert the following number $(36.125)_8 = (?)_{10}$

Solution:

$$\begin{aligned}(36.125)_8 &= 3 \times 8^1 + 6 \times 8^0 + 1 \times 8^{-1} + 2 \times 8^{-2} + 5 \times 8^{-3} \\ &= 24 + 6 + 0.125 + 0.03125 + 0.009765625 \\ &= (30.16601563)_{10}\end{aligned}$$

B. Decimal to Octal Conversion

A decimal integer can be converted to octal by using the same repeated division method called the double dabble method, that we used in the decimal to binary conversion; but with a division factor of 8 rather than 2.

Example 10

Convert $(540)_{10}$ to $(?)_8$

Solution:

| | | |
|------------------------------------|-----|---|
| 8 | 540 | 4 |
| 8 | 67 | 3 |
| 8 | 8 | 0 |
| 1 | | |
| $\therefore (540)_{10} = (1034)_8$ | | |

Example 11

Convert $(5621.125)_{10}$ to octal

Solution:

Integer

| | | |
|---|------|---|
| 8 | 5621 | 5 |
| 8 | 702 | 6 |
| 8 | 87 | 7 |
| 8 | 10 | 2 |
| 1 | | |

Fraction

$$0.125 \times 8 = 0 \text{ with carry of } 1$$

Hence, $(5621.125)_{10} = (12765.1)_8$

C. Octal to Binary Conversion

Because 8 is the third power of 2, the conversion from octal to binary can be performed by converting each octal digit to its 3-bit binary equivalent. The eight possible digits are converted as indicated below in table.

| Octal digit | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|-------------------|-----|-----|-----|-----|-----|-----|-----|-----|
| Binary equivalent | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |

Using these conversions, any octal number can be converted to binary by individually converting each digit.

Example 12

Convert $(628)_8$ to $(?)_2$

Solution:

$$\begin{array}{ccccccc}(628)_8 & = (630)_8 & = & 6 & 3 & 0 \\ & & & \downarrow & \downarrow & \downarrow \\ & & & 110 & 011 & 000\end{array}$$

$$\text{so, } (628)_8 = (110011000)_2$$

Example 13

Convert $(375.37)_8$ to $(?)_2$

Solution:

$$\begin{array}{ccccccc}3 & 7 & 5 & . & 3 & 7 \\ \downarrow & \downarrow & \downarrow & . & \downarrow & \downarrow \\ 011 & 111 & 101 & . & 011 & 111\end{array}$$

$$\text{Thus, } (375.37)_8 = (011111101.011111)_2$$

D. Binary to Octal Conversion

Conversion of a binary number to an octal number is simply the reverse of the fore-going process. The bits of the binary number are grouped into groups of three bits starting from LSB towards MSB for integer part and then each group of three bits is replaced by its octal equivalent. Zeros are added as required to complete a 3-bit group. For the fractional part, the above procedure is repeated from the bit next to the binary point.

Example 14

Convert $(111000)_2$ to octal

Solution:

$$\begin{array}{ccccc}(111000)_2 & = & 111 & 000 \\ & & \downarrow & \downarrow \\ & & 7 & 0\end{array}$$

$$\text{Hence, } (111000)_2 = (70)_8$$

Example 15

Convert the following $(101010011.1101)_2$ to $(?)_8$.

Solution:

$$\begin{array}{ccccccc}(101010011.1101)_2 & = & 101 & 010 & 011 & . & 110 & 100 \\ & & \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\ & & 5 & 2 & 3 & . & 6 & 4\end{array}$$

$$\text{Hence, } (101010011.1101)_2 = (523.64)_8$$

E. Hexadecimal to Decimal Conversion

A hexadecimal number can be converted to its decimal equivalent by multiplying each hex digit by its weight and then taking the sum of these products. The weights of hex number are increasing powers of 16 (from right to left). For a four digit hex number, the weights are as follows.

| | | | |
|--------|--------|--------|--------|
| 16^3 | 16^2 | 16^1 | 16^0 |
| 4096 | 256 | 16 | 1 |

Example 16

Convert $(1A53)_{16}$ to decimal

Solution:

$$(1A53)_{16} = 1 \times 16^3 + 10 \times 16^2 + 5 \times 16^1 + 3 \times 16^0 = (6739)_{10}$$

Example 17

Convert $(31.F_2)_{16}$ to $(?)_{10}$

Solution:

$$\begin{aligned}(31.F_2)_{16} &= 1 \times 16^2 + 3 \times 16^1 + 1 \times 16^0 + 15 \times 16^{-1} + 2 \times 16^{-2} \\ &= 256 + 48 + 1 + \frac{15}{16} + \frac{2}{256} \\ &= (305.9453125)_{10}\end{aligned}$$

F. Decimal to Hexadecimal Conversion

Repeated division of a decimal number by 16 will produce the equivalent hex number formed by the remainder of each division. This is similar to the repeated division by 2 for decimal to binary conversion and repeated division by 8 for decimal to octal conversion.

Example 18

Convert $(374.37)_{10} = (?)_{16}$

Solution:

Integer 374

| | | |
|----|-----|---|
| 16 | 374 | 6 |
| 16 | 23 | 7 |
| 1 | | |

Fraction 0.37

$$\begin{aligned}0.37 \times 16 &= 0.92 \text{ with carry of } 5 \\ 0.92 \times 16 &= 0.72 \text{ with carry of } 14 \text{ or E} \\ 0.72 \times 16 &= 0.52 \text{ with carry of } 11 \text{ or B} \\ 0.52 \times 16 &= 0.32 \text{ with carry of } 8\end{aligned}$$

Thus, $(374.37)_{10} = (176.5EB8)_{16}$

G. Hexadecimal to Binary Conversion

Hex numbers can be converted into equivalent binary numbers by replacing each hex digit by its equivalent 4-bit binary number.

Example 19

Convert $(1684)_{16}$ to $(?)_2$

Solution:

$$(1684)_{16} = \begin{array}{cccc}1 & 6 & 8 & 4 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 0001 & 0110 & 1000 & 0100\end{array}$$

Hence, $(1684)_{16} = (1011010000100)_2$

Example 20

Convert $(A6B.F5)_{16} = (?)_2$

Solution:

$$(A6B.F5)_{16} = \begin{array}{ccccc}A & 6 & B & F & S \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1010 & 0110 & 1011 & 1111 & 0101\end{array}$$

Hence, $(A6B.F5)_{16} = (101001101011.11110101)_2$

H. Hexadecimal to Octal Conversion

Hexadecimal number can be converted to equivalent octal numbers and octal number can be converted to equivalent hex number by converting the hex/octal numbers to equivalent binary and then to octal/hex respectively.

Example 21

Convert $(F2A4)_{16}$ into $(?)_8$

Solution:

$$(F2A4)_{16} = \begin{array}{ccccc}1111 & 0010 & 1010 & 0100 & \\ & \downarrow & & & \\ 001 & 111 & 001 & 010 & 100 \\ & \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 7 & 1 & 2 & 4 \\ & & & & 4\end{array}$$

Hence, $(F2A4)_{16} = (171244)_8$

Example 22

Convert $(2715)_8$ to $(?)_{16}$

Solution:

$$(2715)_8 = \begin{array}{cccc}2 & 7 & 1 & 5 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 010 & 111 & 001 & 101 \\ & \downarrow & & \\ 0101 & 1100 & 1101 \\ & \downarrow & \downarrow & \\ 5 & 12 & 13 \\ & \downarrow & \downarrow & \\ 5 & C & D\end{array}$$

Example 23
Convert $(C3A \cdot 47)_{10}$ to $(\quad)_8$

Solution:

$$\begin{array}{ccccccc}
 & & & 4 & & 7 & \\
 & & A & & & & \\
 & 3 & & & & & \\
 & \downarrow & & \downarrow & & & \downarrow \\
 C & 0011 & 1010 & 0100 & 0111 & & \\
 \downarrow & & & & & & \\
 1100 & 0011 & 1010 & 0100 & 0111 & & \\
 & & & & & & \\
 & & (110000111010.01000111)_2 & & & & \\
 \text{and,} & 110 & 000 & 111 & 010 & 010 & 001 & 110 \\
 & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \\
 & 6 & 0 & 7 & 2 & 2 & 1 & 6 \\
 \text{so,} & (C3A \cdot 47)_{10} = (6072.216)_8 = (110000111010.01000111)_2 & & & & & &
 \end{array}$$

2.3 BINARY ARITHMETIC 1'S COMPLEMENT AND 2'S COMPLEMENT

In binary number system, negative binary numbers are represented in three ways; signed magnitude representation, 1's complement representation and 2's complement representation.

2.3.1 1's Complement Subtraction

Subtraction of binary numbers can be accomplished by using 1's complement method, which allows us to subtract using only addition. This method of subtraction is particularly useful in arithmetic logic circuits because subtraction can be accomplished with an adder. Also the 1's complement of a number is easily obtained by inverting each bit in the number.

Binary subtraction can be performed by adding 1's complement of the subtrahend to the minuend. If a carry is generated, remove the carry, add it to the result. This carry is called the end around carry. Now if the subtrahend is larger than the minuend, then no carry is generated. The answer obtained is 1's complement of the true result and opposite in sign.

Example 24

Subtract $(1001)_2$ from $(1101)_2$ using the 1's Complement method. Also subtract using the direct method and compare.

Solution:

Direction subtraction

$$\begin{array}{r}
 1101 \\
 - 1001 \\
 \hline
 0100
 \end{array}$$

1's complete method

$$\begin{array}{r}
 1101 \\
 + 0110 \\
 \hline
 0001
 \end{array}$$

1's complement of $1001 \rightarrow$ Carry \rightarrow Add carry \rightarrow **Example 25**

Perform the subtraction for following binary number using 1's complement.

a) $11010 - 1101$

Solution:

$$\begin{array}{r}
 11010 \\
 + 1101 \quad \text{1's complement of } 1101 \\
 \hline
 \textcircled{1}110
 \end{array}$$

→ Add end-around carry

$$\begin{array}{r}
 1101 \\
 \hline
 1101
 \end{array}$$

b) $100 - 110000$

Solution:

$$\begin{array}{r}
 100 \\
 + 001111 \quad \text{1's complement of } 110000 \\
 \hline
 010011 \quad \text{1's complement result} \\
 - 101100
 \end{array}$$

Final result (No carry indicates that the answer is negative and in complement form).

2.3.2 2's Complement Subtraction

The 2's complement of a binary number is obtained by adding 1 to its 1's complement i.e., 2's complement = 1's complement + 1

Example 26Find the 2's complement of $(110110)_2$

Solution:

$$\begin{aligned}
 &= 2's \text{ complement of } (110110)_2 \\
 &= 1's \text{ complement of } (110110)_2 + 1 \\
 &= 001001 + 1 = (001010)_2
 \end{aligned}$$

For subtracting a smaller number from a larger one by 2's complement subtraction method, the procedure applied is as follows;

i) Determine the 2's complement of the smaller number.

ii) Add the 2's complement of the smaller number to the larger one.

iii) Discard the carry (there is always a carry in this case).

For subtracting a larger number from smaller one by 2's complement subtraction method, the procedure applied is as follows;

i) Determine the 2's complement of the larger number.

ii) Add 2's complement of the larger number to the smaller one.

iii) If there is no carry, the result is in 2's complement and is negative.

iv) For having result in true form, take 2's complement and change the sign.

Example 27Perform $11100.101 - 101.101$ using 2's complement.

Solution:

$$\begin{array}{r}
 11100.101 \\
 + 11010.110 \quad \text{2's complement of } 101.01 \\
 \hline
 110111.011 \\
 10111.011 \quad \text{Dropping end-around carry}
 \end{array}$$

so, $(11100.101)_2 - (101.01)_2 = (10111.011)_2$

Example 28Perform the operation $(12_{10} - 35_{10})$ using 2's complement.

Solution:

$$\begin{array}{r}
 (12)_{10} = (001100)_2 \\
 (35)_{10} = (100011)_2 \\
 001100 \\
 + 011101 \quad \text{2's complement of } (100011)_2 \\
 \hline
 101001
 \end{array}$$

No carry indicates that result is negative and is 2's complement form.
i.e., $(-0101001)_2 = (-23)_{10}$

Example 29If $X = 111.101$ and $Y = 101.110$ Calculate $X + Y$ and $X - Y$.

Solution:

$$\begin{array}{r}
 X = 111.101 \\
 Y = 101.110 \\
 X + Y = 1101.011 \\
 \text{and, } X = 111.101 \\
 + 2\text{'s complement of } Y = + 010.010 \\
 \hline
 1001.111
 \end{array}$$

$$\begin{aligned}
 X - Y &= X + 2\text{'s complement of } Y \\
 &= 1001.111 \\
 &= 001.111 \quad \text{Discarding end-around carry} \\
 &= 1.111
 \end{aligned}$$

2.4 GRAY CODE

This code belongs to a class of codes called minimum-change code in which only one bit in the code group changes when going from one step to the next. This is an unweighted code which means that there are no specific weights assigned to the bit position. Because of this, the gray code is not suited for arithmetic operations but finds applications in input/output devices and some types of analog to digital converters. The advantage of the gray code over binary numbers is that only one bit in the code group changes when going from one number to the next.

The gray code representation for the decimal numbers 0 through 15 together with the straight binary code is shown in table below.

| Decimal | Binary Code | Gray Code |
|---------|-------------|-----------|
| 0 | 0000 | 0000 |
| 1 | 0001 | 0001 |
| 2 | 0010 | 0011 |
| 3 | 0011 | 0010 |
| 4 | 0100 | 0110 |
| 5 | 0101 | 0111 |
| 6 | 0110 | 0101 |
| 7 | 0111 | 0100 |
| 8 | 1000 | 1100 |
| 9 | 1001 | 1101 |
| 10 | 1010 | 1111 |
| 11 | 1011 | 1110 |
| 12 | 1100 | 1010 |
| 13 | 1101 | 1011 |
| 14 | 1110 | 1001 |
| 15 | 1111 | 1000 |

8424
0001

9110
✓

0101

The gray code is used in applications where the normal sequence of binary numbers may produce an error or ambiguity during the transition from one number to the next. If binary numbers are used, a change from 0111 to 1000 may produce an intermediate erroneous number 1001 if the rightmost bit takes more time to change than the other three bits. The gray code eliminates this problem since only one bit changes in values during any transition between two numbers.

A typical application of gray code occurs when analog data are represented by continuous change of shaft position. The shaft is partitioned into segments and each segment is assigned a number. If adjacent segments are made to correspond with the gray-code sequence, ambiguity is eliminated when detection is sensed in the line that separates any two segments.

Binary-To-Grey Conversion

For conversion of binary number into a gray code number, following rules are applied.

- The most significant digit (Left-most digit) in the gray code is the same as the corresponding digit in the binary number.
- Going from left to right, add each adjacent pair of binary digits to get the next Gray code digit. Discard carries if any.

Example 30

Obtain the following conversion $(111011)_2$ to gray code

Solution:

Step 1: The left-most gray digit is the same as the left most binary digit

| | | | | | | |
|---|---|---|---|-----------|---|-------------|
| 1 | 1 | 1 | 0 | 1 | 1 | Binary code |
| | | | | Gray code | | |

Step 2: Add the left most binary digit to the adjacent one

| | | | | | | |
|---|-----|---|---|---|---|-------------|
| 1 | + 1 | 1 | 0 | 1 | 1 | Binary code |
| | | ↓ | | | | Gray code |

Step 3: Add the next adjacent binary number

| | | | | | | |
|---|---|-----|---|---|---|-------------|
| 1 | 1 | + 1 | 0 | 1 | 1 | Binary code |
| | | ↓ | | | | Gray code |

Step 4: Add the next adjacent binary number

| | | | | | | |
|---|---|---|---|---|---|-------------|
| 1 | 1 | 1 | 0 | 1 | 1 | Binary code |
| | | | ↓ | | | Gray code |

Step 5: Add the next adjacent binary number

| | | | | | | |
|---|---|---|---|---|---|-------------|
| 1 | 1 | 1 | 0 | 1 | 1 | Binary code |
| | | | ↓ | | | Gray code |

Step 6: Add the next adjacent binary number

| | | | | | | |
|---|---|---|---|---|---|-------------|
| 1 | 1 | 1 | 0 | 1 | 1 | Binary code |
| | | | ↓ | | | Gray code |

Hence, $(111011)_2 = (100110)_\text{Gray}$

Gray to Binary Conversion

For conversion of gray code number to binary code number, the applicable rules are as follow;

- The most significant digit (left-most) in the binary code is the same as the corresponding digit in the gray code.
- Add each binary digit generated to the gray digit in the next adjacent position. Discard carries if any.

Example 31

Convert the gray code 11011 to equivalent binary code.
Solution:

Step 1: The left-most digits are the same

| | | | | | |
|---|---|---|---|---|-------------|
| 1 | 1 | 0 | 1 | 1 | Gray code |
| | | | | | Binary code |

Step 2: Add the last binary digit just generated to the gray digit in the next position. Discard carry.

| | | | | |
|---|-----|---|---|---|
| 1 | + 1 | 0 | 1 | 1 |
| | ↓ | | | |

Step 3: Add the last binary digit generated to the next gray digit.

| | | | | |
|---|---|-----|---|---|
| 1 | 1 | + 0 | 1 | 1 |
| | | ↓ | | |

Step 4: Add the last binary digit generated to the next gray digit.

| | | | | |
|---|---|---|-----|---|
| 1 | 1 | 0 | + 1 | 1 |
| | | | ↓ | |

Step 5: Add the last binary generated to the next gray digit.

| | | | | |
|---|---|---|---|-----|
| 1 | 1 | 0 | 1 | + 1 |
| | | | ↓ | |

Thus, $(11011)_\text{Gray} = (100110)_2$

2.5 INSTRUCTION CODES

An instruction code is a group of bits that tells the computer to perform a specific operation part. An instruction must include one or more operands which indicate the registers and/or memory addresses from which data is taken or to which data is deposited. Instructions are encoded as a binary instruction codes. Each instruction code contains of a operation code or opcode which designates the overall purpose of the instruction (For example; add, subtract, move, input etc). In addition to the opcode, many instructions also contain one or more operands, which indicate where in registers or memory the data required for the operation is located. The opcode and operands are most often encoded as unsigned binary numbers in order to minimize the number of bits used to store them.

Instruction codes, together with data, are stored in memory. The control reads each instruction from memory and places it in a control register. The control then interprets the instruction and proceeds to execute it by issuing a sequence of control functions. Every general purpose computer has its own unique instructions, the stored program concept, is the most important property of a general purpose computer.

An instruction code is usually divided into parts each having its own particular interpretation. The most basic part of an instruction code is its operation part. The operation code of an instruction is a group of bits that define an operation such as add, subtract, multiply, shift and complement. The number of bits required for the operation part of the

instruction code is a function of the total number of operations used. It must consist of atleast n bits for a given 2^n (or less) distinct operation. The designer assigns a bit combination (a code) to each operation. The operation part of an instruction code specifies the operation to be performed. This operation must be executed on some data, usually stored in computer registers. An instruction code, therefore, must specify not only the operation but also the registers where the operands are to be found as well as the register where the result is to be stored. These registers may be specified in an instruction code in two ways. A register is said to be specified explicitly if the instruction code contains special bits for its identification.

Instruction-code formats

The format of an instruction is usually depicted in a rectangular box symbolizing the bits of the instruction as they appear in memory words in a control register. The bits of the instruction are sometimes divided into groups that subdivide the instruction into parts. Each group is assigned a symbolic name, such as operation-code or address part. The various parts specify different functions for the instruction and when shown together they constitute the instruction-code format.

| | |
|-------------------------------------|-----------------------|
| Operation code | (a) Implied |
| Operation code Operand | (b) Immediate operand |
| Operation code Address of operand | (c) direct address |

Figure: Three possible instruction formats

2.6 ALPHANUMERIC CHARACTERS

An alphanumeric character sets is a set of elements that includes the 10 decimal digits, the 26 letters of the alphabet, and a number of special characters. Such a set contains between 36 and 64 elements if only capital letters are included or between 64 and 128 elements if both uppercase and lowercase letters are included. In the first case, we need a binary code of seven bits.

2.6.1 ASCII Code

The standard binary code for the alphanumeric characters is ASCII (American standard code for information interchange). It uses seven bits to code 128 characters. ASCII is a 7-bit code, but most computers manipulate an 8-bit quantity as a single unit called byte. Therefore, ASCII characters most often are stored one per byte. The extra bit is sometimes used for other purposes, depending on the application. Most of these codes, however also represent symbols and various instructions necessary for conveying intelligible information.

ASCII, pronounced "askee" is perhaps the most widely used alphanumeric code. The ASCII code contain 94 graphic characters that can be printed and 34 non printing characters used for various control

functions. The graphic characters consist of the 26 upper-case letters (A through Z), the lowercase letters (a through z), the numerals (0 through 9) and 32 special printable characters such as %, *, and \$.

Table: ASCII Code

| Binary | Hex. | Dec. | ASCII Symbol | Explanation | Group |
|---------|------|------|--------------|--|-------------------|
| 0000000 | 0 | 0 | NUL | The null character prompts the device to do nothing | Control Character |
| 0000001 | 1 | 1 | SOH | Initiates a header (Start of Heading) | Control Character |
| 0000010 | 2 | 2 | STX | Ends the header and marks the beginning of a message. (Start of text) | Control Character |
| 0000011 | 3 | 3 | ETX | Indicates the end of the message (End of text) | Control Character |
| 0000100 | 4 | 4 | EOT | Marks the end of a completes transmission (End of Transmission) | Control Character |
| 0000101 | 5 | 5 | ENQ | A request that requires a response (Enquiry) | Control Character |
| 0000110 | 6 | 6 | ACK | Gives a positive answer to the request (Acknowledge) | Control Character |
| 0000111 | 7 | 7 | BEL | Triggers a beep (Bell) | Control Character |
| 0001000 | 8 | 8 | BS | Lets the cursor move back one step (Backspace) | Control Character |
| 0001001 | 9 | 9 | TAB (HT) | A horizontal tab that moves the cursor within a row to the next predefined position (Horizontal Tab) | Control Character |
| 0001010 | A | 10 | LF | Causes the cursor to jump to the next line (Line Feed) | Control Character |
| 0001011 | B | 11 | VT | The vertical tab lets the cursor jump to a predefined line (Vertical Tab) | Control Character |
| 0001100 | C | 12 | FF | Requests a page break (Form Feed) | Control Character |
| 0001101 | D | 13 | CR | Moves the cursor back to the first position of the line (Carriage Return) | Control Character |
| 0001110 | E | 14 | SO | Switches to a special presentation (Shift Out) | Control Character |
| 0001111 | F | 15 | SI | Switches the display back to the normal state (Shift In) | Control Character |

| Binary | Hex. | Dec. | ASCII Symbol | Explanation | Group |
|---------|------|------|-----------------|---|-------------------|
| 0010000 | 10 | 16 | DLE | Changes the meaning of the following characters (Data Link Escape) | Control Character |
| 0010001 | 11 | 17 | DC ₁ | Control characters assigned depending on the device used (Device Control) | Control Character |
| 0010010 | 12 | 18 | DC ₂ | Control characters assigned depending on the device used (Device Control) | Control Character |
| 0010011 | 13 | 19 | DC ₃ | Control characters assigned depending on the device used (Device Control) | Control Character |
| 0010100 | 14 | 20 | DC ₄ | Control characters assigned depending on the device used (Device Control) | Control Character |
| 0010101 | 15 | 21 | NAK | Negative response to a request (Negative Acknowledge) | Control Character |
| 0010110 | 16 | 22 | SYN | Synchronizes a data transfer, even if no signals are transmitted (Synchronous Idle) | Control Character |
| 0010111 | 17 | 23 | ETB | Marks the end of a transmission block (End of Transmission Block) | Control Character |
| 0011000 | 18 | 24 | CAN | Makes it clear that a transmission was faulty and the data must be discarded (Cancel) | Control Character |
| 0011001 | 19 | 25 | EM | Indicates the end of the storage medium (End of Medium) | Control Character |
| 0011010 | 1A | 26 | SUB | Replacement for a faulty sign (Substitute) | Control Character |
| 0011011 | 1B | 27 | ESC | Initiates an escape sequence and thus gives the following characters a special meaning (Escape) | Control Character |
| 0011100 | 1C | 28 | FS | Marks the separation of logical data blocks and is hierarchically ordered: file as the largest unit, file as the smallest unit. (File Separator, Group Separator, Record Separator, Unit Separator) | Control Character |

| Binary | Hex. | Dec. | ASCII Symbol | Explanation | Group |
|---------|------|------|--------------|---|-------------------|
| 0011101 | 1D | 29 | GS | Marks the separation of logical data blocks and is hierarchically ordered: file as the largest unit, file as the smallest unit. (File Separator, Group Separator, Record Separator, Unit Separator) | Control Character |
| 0011110 | 1E | 30 | RS | Marks the separation of logical data blocks and is hierarchically ordered: file as the largest unit, file as the smallest unit. (File Separator, Group Separator, Record Separator, Unit Separator) | Control Character |
| 0011111 | 1F | 31 | US | Marks the separation of logical data blocks and is hierarchically ordered: file as the largest unit, file as the smallest unit. (File Separator, Group Separator, Record Separator, Unit Separator) | Control Character |
| 0100000 | 20 | 32 | SP | Blank space (Space) | Special character |
| 0100001 | 21 | 33 | ! | Exclamation mark | Special character |
| 0100010 | 22 | 34 | " | Only quotes above | Special character |
| 0100011 | 23 | 35 | # | Pound sign | Special character |
| 0100100 | 24 | 36 | \$ | Dollar sign | Special character |
| 0100101 | 25 | 37 | % | Percentage sign | Special character |
| 0100110 | 26 | 38 | & | Commercial and | Special character |
| 0100111 | 27 | 39 | ' | Apostrophe | Special character |
| 0101000 | 28 | 40 | (| Left bracket | Special character |
| 0101001 | 29 | 41 |) | Right bracket | Special character |
| 0101010 | 2A | 42 | * | Asterisk | Special character |
| 0101011 | 2B | 43 | + | Plus symbol | Special character |
| 0101100 | 2C | 44 | , | Comma | Special character |
| 0101101 | 2D | 45 | - | Dash | Special character |
| 0101110 | 2E | 46 | . | Full stop | Special character |
| 0101111 | 2F | 47 | / | Forward slash | Special character |
| 0110000 | 30 | 48 | 0 | | Numbers |
| 0110001 | 31 | 49 | 1 | | Numbers |
| 0110010 | 32 | 50 | 2 | | Numbers |
| 0110011 | 33 | 51 | 3 | | Numbers |
| 0110100 | 34 | 52 | 4 | | Numbers |
| 0110101 | 35 | 53 | 5 | | Numbers |

| Binary | Hex. | Dec. | ASCII Symbol | Explanation | Group |
|---------|------|------|--------------|------------------------|-------------------|
| 0110110 | 36 | 54 | 6 | | Numbers |
| 0110111 | 37 | 55 | 7 | | Numbers |
| 0111000 | 38 | 56 | 8 | | Numbers |
| 0111001 | 39 | 57 | 9 | | Numbers |
| 0111010 | 3A | 58 | : | Colon | Special character |
| 0111011 | 3B | 59 | ; | Semicolon | Special character |
| 0111100 | 3C | 60 | < | Small than bracket | Special character |
| 0111101 | 3D | 61 | = | Equals sign | Special character |
| 0111110 | 3E | 62 | > | Bigger than symbol | Special character |
| 0111111 | 3F | 63 | ? | Question mark | Special character |
| 1000000 | 40 | 64 | @ | At symbol | Special character |
| 1000001 | 41 | 65 | A | | Capital letters |
| 1000010 | 42 | 66 | B | | Capital letters |
| 1000011 | 43 | 67 | C | | Capital letters |
| 1000100 | 44 | 68 | D | | Capital letters |
| 1000101 | 45 | 69 | E | | Capital letters |
| 1000110 | 46 | 70 | F | | Capital letters |
| 1000111 | 47 | 71 | G | | Capital letters |
| 1001000 | 48 | 72 | H | | Capital letters |
| 1001001 | 49 | 73 | I | | Capital letters |
| 1001010 | 4A | 74 | J | | Capital letters |
| 1001011 | 4B | 75 | K | | Capital letters |
| 1001100 | 4C | 76 | L | | Capital letters |
| 1001101 | 4D | 77 | M | | Capital letters |
| 1001110 | 4E | 78 | N | | Capital letters |
| 1001111 | 4F | 79 | O | | Capital letters |
| 1010000 | 50 | 80 | P | | Capital letters |
| 1010001 | 51 | 81 | Q | | Capital letters |
| 1010010 | 52 | 82 | R | | Capital letters |
| 1010011 | 53 | 83 | S | | Capital letters |
| 1010100 | 54 | 84 | T | | Capital letters |
| 1010101 | 55 | 85 | U | | Capital letters |
| 1010110 | 56 | 86 | V | | Capital letters |
| 1010111 | 57 | 87 | W | | Capital letters |
| 1011000 | 58 | 88 | X | | Capital letters |
| 1011001 | 59 | 89 | Y | | Capital letters |
| 1011010 | 5A | 90 | Z | | Capital letters |
| 1011011 | 5B | 91 | [| Left square bracket | Special character |
| 1011100 | 5C | 92 | \ | Inverse/backward slash | Special character |
| 1011101 | 5D | 93 |] | Right square bracket | Special character |
| 1011110 | 5E | 94 | ^ | Circumflex | Special character |
| 1011111 | 5F | 95 | _ | Underscore | Special character |

| Binary | Hex. | Dec. | ASCII Symbol | Explanation | Group |
|---------|------|------|--------------|--|--------------------|
| 1100000 | 60 | 96 | | Gravis (backtick) | Special character |
| 1100001 | 61 | 97 | a | | Lowercase letters |
| 1100010 | 62 | 98 | b | | Lowercase letters |
| 1100011 | 63 | 99 | c | | Lowercase letters |
| 1100100 | 64 | 100 | d | | Lowercase letters |
| 1100101 | 65 | 101 | e | | Lowercase letters |
| 1100110 | 66 | 102 | f | | Lowercase letters |
| 1100111 | 67 | 103 | g | | Lowercase letters |
| 1101000 | 68 | 104 | h | | Lowercase letters |
| 1101001 | 69 | 105 | i | | Lowercase letters |
| 1101010 | 6A | 106 | j | | Lowercase letters |
| 1101011 | 6B | 107 | k | | Lowercase letters |
| 1101100 | 6C | 108 | l | | Lowercase letters |
| 1101101 | 6D | 109 | m | | Lowercase letters |
| 1101110 | 6E | 110 | n | | Lowercase letters |
| 1101111 | 6F | 111 | o | | Lowercase letters |
| 1110000 | 70 | 112 | p | | Lowercase letters |
| 1110001 | 71 | 113 | q | | Lowercase letters |
| 1110010 | 72 | 114 | r | | Lowercase letters |
| 1110011 | 73 | 115 | s | | Lowercase letters |
| 1110100 | 74 | 116 | t | | Lowercase letters |
| 1110101 | 75 | 117 | u | | Lowercase letters |
| 1110110 | 76 | 118 | v | | Lowercase letters |
| 1110111 | 77 | 119 | w | | Lowercase letters |
| 1111000 | 78 | 120 | x | | Lowercase letters |
| 1111001 | 79 | 121 | y | | Lowercase letters |
| 1111010 | 7A | 122 | z | | Lowercase letters |
| 1111011 | 7B | 123 | { | Left curly bracket | Special characters |
| 1111100 | 7C | 124 | | Vertical line | Special characters |
| 1111101 | 7D | 125 | } | Right curly brackets | Special characters |
| 1111110 | 7E | 126 | ~ | Tilde | Special characters |
| 1111111 | 7F | 127 | DEL | Deletes a character. Since this control character consists of the same number on all positions, during the typewriter era it was possible to invalidate another character by punching out all the positions (Delete) | Control characters |

The seven bits of the code are designated by b_1 through b_7 being the MSB. The letter A, for example, is represented in ASCII as 1000001 (column 100, row 0001).

Another alphanumeric code used in IBM equipment is the extended binary coded decimal interchange code. It uses eight bits for each character. It has same character symbol as ASCII but the bit assignment for characters is different. As the name implies, the binary code for the letters and numerals is an extension of the binary coded decimal (BCD) code. This means that the last four bits the code range from 0000 through 1001 as in BCD.

2.6.2 EBCDIC Code

The full form of EBCDIC is "Extended Binary coded decimal interchange code. It is also an alphanumeric code generally used in IBM equipment and in large computers for communicating alphanumeric data. For the different alphanumeric characters the code grouping in this code is different from the ASCII code. It is actually an 8-bit code and a ninth bit is added as the parity bit. EBCDIC is an eight bit code in which the decimal digits are represented by the 8421 code preceded by 111.

The EBCDIC, pronounced 'ed-si-dik' is widely used alphanumeric code mainly popular with larger systems. The code was created by IBM to extend the binary coded decimal that existed at that time. All IBM mainframe computer peripherals and operating systems use EBCDIC code and their operating system provide ASCII and Unicode modes to allow translation between different encodings. It may be mentioned here that EBCDIC offers no technical advantage over the ASCII code and its variant 150-8859 or Unicode. Its importance in the earlier days lay in the fact that it made it relatively easier to enter data into larger machines with punch cards. Since, punch cards are not used on mainframes any more, the code is used in contemporary mainframes machines solely for backwards compatibility.

A single byte in EBCDIC is divided into two four bit groups called nibbles. The first four bit, called the 'Zone' represents the category of the character, while the second group, called the 'digit' identifies the specified character.

Table: EBCDIC code

| Decimal | Hex | Binary | Code | Code description |
|---------|-----|-----------|------|------------------|
| 0 | 00 | 0000 0000 | NUL | Null character |
| 1 | 01 | 0000 0001 | SOH | Start of header |
| 2 | 02 | 0000 0010 | STX | Start of text |
| 3 | 03 | 0000 0011 | ETX | End of text |
| 4 | 04 | 0000 0100 | PF | Punch off |
| 5 | 05 | 0000 0101 | HT | Horizontal tab |
| 6 | 06 | 0000 0110 | LC | Lower case |
| 7 | | 0000 1000 | | |
| 8 | | 0000 1001 | | |

| Decimal | Hex | Binary | Code | Code description |
|---------|-----|-----------|------|------------------------------|
| 10 | 0A | 0000 1010 | SMM | Start of manual message |
| 11 | 0B | 0000 1011 | VT | Vertical tab |
| 12 | 0C | 0000 1100 | FF | Form feed |
| 13 | 0D | 0000 1101 | CR | Carriage return |
| 14 | 0E | 0000 1110 | SO | Shift out |
| 15 | 0F | 0000 1111 | SI | Shift in |
| 16 | 10 | 0001 0000 | DLE | Data link escape |
| 17 | 11 | 0001 0001 | DC1 | Device control 1 |
| 18 | 12 | 0001 0010 | DC2 | Device control 2 |
| 19 | 13 | 0001 0011 | TM | Tape mark |
| 20 | 14 | 0001 0100 | RES | Restore |
| 21 | 15 | 0001 0101 | NL | New line |
| 22 | 16 | 0001 0110 | BS | Backspace |
| 23 | 17 | 0001 0111 | IL | Idle |
| 24 | 18 | 0001 1000 | CAN | Cancel |
| 25 | 19 | 0001 1001 | EM | End of medium |
| 26 | 1A | 0001 1010 | CC | Cursor control |
| 27 | 1B | 0001 1011 | CU1 | Customer use 1 |
| 28 | 1C | 0001 1100 | IFS | Interchange file separator |
| 29 | 1D | 0001 1101 | IGS | Interchange group separator |
| 30 | 1E | 0001 1110 | IRS | Interchange record separator |
| 31 | 1F | 0001 1111 | IUS | Interchange unit separator |
| 32 | 20 | 0010 0000 | DS | Digit select |
| 33 | 21 | 0010 0001 | SOS | Start of significance |
| 34 | 22 | 0010 0010 | FS | Field separator |
| 35 | 23 | 0010 0011 | | |
| 36 | 24 | 0010 0100 | BYP | Bypass |
| 37 | 25 | 0010 0101 | LF | Line feed |
| 38 | 26 | 0010 0110 | ETB | End of transmission block |
| 39 | 27 | 0010 0111 | ESC | Escape |
| 40 | 28 | 0010 1000 | | |
| 41 | 29 | 0010 1001 | | |
| 42 | 2A | 0010 1010 | SM | Set mode |
| 43 | 2B | 0010 1011 | CU2 | Customer use 2 |
| 44 | 2C | 0010 1100 | | |
| 45 | 2D | 0010 1101 | ENQ | Enquiry |
| 46 | 2E | 0010 1110 | ACK | Acknowledge |
| 47 | 2F | 0010 1111 | BEL | Bell |
| 48 | 30 | 0011 0000 | | |

| Decimal | Hex | Binary | Code | Code description |
|---------|-----|-----------|------|-----------------------|
| 49 | 31 | 0011 0001 | | |
| 50 | 32 | 0011 0010 | SYN | Synchronous idle |
| 51 | 33 | 0011 0011 | | |
| 52 | 34 | 0011 0100 | PN | Punch on |
| 53 | 35 | 0011 0101 | RS | Reader stop |
| 54 | 36 | 0011 0110 | UC | Upper case |
| 55 | 37 | 0011 0111 | EOT | End of transmission |
| 56 | 38 | 0011 1000 | | |
| 57 | 39 | 0011 1001 | | |
| 58 | 3A | 0011 1010 | | |
| 59 | 3B | 0011 1011 | CU3 | Customer use 3 |
| 60 | 3C | 0011 1100 | DC4 | Device control 4 |
| 61 | 3D | 0011 1101 | NAK | Negative acknowledge |
| 62 | 3E | 0011 1110 | | |
| 63 | 3F | 0011 1111 | SUB | Substitute |
| 64 | 40 | 0100 0000 | SP | Space |
| 65 | 41 | 0100 0001 | | |
| 66 | 42 | 0100 0010 | | |
| 67 | 43 | 0100 0011 | | |
| 68 | 44 | 0100 0100 | | |
| 69 | 45 | 0100 0101 | | |
| 70 | 46 | 0100 0110 | | |
| 71 | 47 | 0100 0111 | | |
| 72 | 48 | 0100 1000 | | |
| 73 | 48 | 0100 1001 | | |
| 74 | 4A | 0100 1010 | , | Cent sign |
| 75 | 4B | 0100 1011 | . | Period, decimal point |
| 76 | 4C | 0100 1100 | < | Less-than sign |
| 77 | 4D | 0100 1101 | (| Left parenthesis |
| 78 | 4E | 0100 1110 | + | Plus sign |
| 79 | 4F | 0100 1111 | | Logical OR |
| 80 | 50 | 0101 0000 | & | Ampersand |
| 81 | 51 | 0101 0001 | | |
| 82 | 52 | 0101 0010 | | |
| 83 | 53 | 0101 0011 | | |
| 84 | 54 | 0101 0100 | | |
| 85 | 55 | 0101 0101 | | |
| 86 | 56 | 0101 0110 | | |
| 87 | 57 | 0101 0111 | | |

| Decimal | Hex | Binary | Code | Code description |
|---------|-----|-----------|------|-------------------------------|
| 88 | 58 | 0101 1000 | | |
| 89 | 59 | 0101 1001 | | |
| 90 | 5A | 0101 1010 | ! | Exclamation point |
| 91 | 5B | 0101 1011 | \$ | Dollar sign |
| 92 | 5C | 0101 1100 | * | Asterisk |
| 93 | 5D | 0101 1101 |) | Right parenthesis |
| 94 | 5E | 0101 1110 | ; | Semicolon |
| 95 | 5F | 0101 1111 | ^ | Logical NOT |
| 96 | 60 | 0110 0000 | - | Hyphen, minus sign |
| 97 | 61 | 0110 0001 | / | Slash, virgule |
| 98 | 62 | 0110 0010 | | |
| 99 | 63 | 0110 0011 | | |
| 100 | 64 | 0110 0100 | | |
| 101 | 65 | 0110 0101 | | |
| 102 | 66 | 0110 0110 | | |
| 103 | 67 | 0110 0111 | | |
| 104 | 68 | 0110 1000 | | |
| 105 | 69 | 0110 1001 | | |
| 106 | 6A | 0110 1010 | | |
| 107 | 6B | 0110 1011 | , | Comma |
| 108 | 6C | 0110 1100 | % | Percent |
| 109 | 6D | 0110 1101 | - | Underline, underscore |
| 110 | 6E | 0110 1110 | > | Greater-than sign |
| 111 | 6F | 0110 1111 | ~? | Question mark |
| 112 | 70 | 0111 0000 | | |
| 113 | 71 | 0111 0001 | | |
| 114 | 72 | 0111 0010 | | |
| 115 | 73 | 0111 0011 | | |
| 116 | 74 | 0111 0100 | | |
| 117 | 75 | 0111 0101 | | |
| 118 | 76 | 0111 0110 | | |
| 119 | 77 | 0111 0111 | | |
| 120 | 78 | 0111 1000 | | |
| 121 | 79 | 0111 1001 | ' | Grave accent |
| 122 | 7A | 0111 1010 | : | Colon |
| 123 | 7B | 0111 1011 | # | Number sign, octothorp, pound |
| 124 | 7C | 0111 1100 | @ | At sign |
| 125 | 7D | 0111 1101 | ' | Apostrophe, prime |
| 126 | 7E | 0111 1110 | = | Equals sign |

| Decimal | Hex | Binary | Code | Code description |
|---------|-----|-----------|---------|------------------|
| 127 | 7F | 0111 1111 | " | Quotation mark |
| 128 | 80 | 1000 0000 | | |
| 129 | 81 | 1000 1001 | a a | |
| 130 | 82 | 1000 1010 | b b | |
| 131 | 83 | 1000 1011 | c c | |
| 132 | 84 | 1000 1100 | d d | |
| 133 | 85 | 1000 0101 | e e | |
| 134 | 86 | 1000 0110 | f f | |
| 135 | 87 | 1000 0111 | g g | |
| 136 | 88 | 1000 1000 | h h | |
| 137 | 89 | 1000 1001 | i i | |
| 138 | 8A | 1000 1010 | | |
| 139 | 8B | 1000 1011 | | |
| 140 | 8C | 1000 1100 | | |
| 141 | 8D | 1000 1101 | | |
| 142 | 8E | 1000 1110 | | |
| 143 | 8F | 1000 1111 | | |
| 144 | 90 | 1001 0000 | | |
| 145 | 91 | 1001 0001 | j j | |
| 146 | 92 | 1001 0010 | k k | |
| 147 | 93 | 1001 0011 | l l | |
| 148 | 94 | 1001 0100 | m m | |
| 149 | 95 | 1001 0101 | n n | |
| 150 | 96 | 1001 0110 | o o | |
| 151 | 97 | 1001 0111 | p p | |
| 152 | 98 | 1001 1000 | q q | |
| 153 | 99 | 1001 1001 | r r | |
| 154 | 9A | 1001 1010 | | |
| 155 | 9B | 1001 1011 | | |
| 156 | 9C | 1001 1100 | | |
| 157 | 9D | 1001 1101 | | |
| 158 | 9E | 1001 1110 | | |
| 159 | 9F | 1001 1111 | | |
| 160 | A0 | 1010 0000 | | |
| 161 | A1 | 1010 0001 | | |
| 162 | A2 | 1010 0010 | ~ Tilde | |
| 163 | A3 | 1010 0011 | s s | |
| 164 | A4 | 1010 0100 | t t | |
| 165 | A5 | 1010 0101 | u u | |
| | | v v | | |

| Decimal | Hex | Binary | Code | Code description |
|---------|-----|-----------|-----------------|------------------|
| 166 | A6 | 1010 0110 | w w | |
| 167 | A7 | 1010 0111 | x x | |
| 168 | A8 | 1010 1000 | y y | |
| 169 | A9 | 1010 1001 | z z | |
| 170 | AA | 1010 1010 | | |
| 171 | AB | 1010 1011 | | |
| 172 | AC | 1010 1100 | | |
| 173 | AD | 1010 1101 | | |
| 174 | AE | 1010 1110 | | |
| 175 | AF | 1010 1111 | | |
| 176 | B0 | 1011 0000 | | |
| 177 | B1 | 1011 0001 | | |
| 178 | B2 | 1011 0010 | | |
| 179 | B3 | 1011 0011 | | |
| 180 | B4 | 1011 0100 | | |
| 181 | B5 | 1011 0101 | | |
| 182 | B6 | 1011 0110 | | |
| 183 | B7 | 1011 0111 | | |
| 184 | B8 | 1011 1000 | | |
| 185 | B9 | 1011 1001 | | |
| 186 | BA | 1011 1010 | | |
| 187 | BB | 1011 1011 | | |
| 188 | BC | 1011 1100 | | |
| 189 | BD | 1011 1101 | | |
| 190 | BE | 1011 1110 | | |
| 191 | BF | 1011 1111 | | |
| 192 | C0 | 1100 0000 | { Opening brace | |
| 193 | C1 | 1100 0001 | A A | |
| 194 | C2 | 1100 0010 | B B | |
| 195 | C3 | 1100 0011 | C C | |
| 196 | C4 | 1100 0100 | D D | |
| 197 | C5 | 1100 0101 | E E | |
| 198 | C6 | 1100 0110 | F F | |
| 199 | C7 | 1100 0111 | G G | |
| 200 | C8 | 1100 1000 | H H | |
| 201 | C9 | 1100 1001 | I I | |
| 202 | CA | 1100 1010 | | |
| 203 | CB | 1100 1011 | | |
| 204 | CC | 1100 1100 | | |

| Decimal | Hex | Binary | Code | Code description |
|---------|-----|-----------|------|------------------|
| 205 | CD | 1100 1101 | | |
| 206 | CE | 1100 1110 | | |
| 207 | CF | 1100 1111 | | |
| 208 | D0 | 1101 0000 | } | Closing brace |
| 209 | D1 | 1101 0001 | J | J |
| 210 | D2 | 1101 0010 | K | K |
| 211 | D3 | 1101 0011 | L | L |
| 212 | D4 | 1101 0100 | M | M |
| 213 | D5 | 1101 0101 | N | N |
| 214 | D6 | 1101 0110 | O | O |
| 215 | D7 | 1101 0111 | P | P |
| 216 | D8 | 1101 1000 | Q | Q |
| 217 | D9 | 1101 1001 | R | R |
| 218 | DA | 1101 1010 | | |
| 219 | DB | 1101 1011 | | |
| 220 | DC | 1101 1100 | | |
| 221 | DD | 1101 1101 | | |
| 222 | DE | 1101 1110 | | |
| 223 | DF | 1101 1111 | | |
| 224 | E0 | 1110 0000 | \ | Reverse slant |
| 225 | E1 | 1110 0001 | | |
| 226 | E2 | 1110 0010 | S | S |
| 227 | E3 | 1110 0011 | T | T |
| 228 | E4 | 1110 0100 | U | U |
| 229 | E5 | 1110 0101 | V | V |
| 230 | E6 | 1110 0110 | W | W |
| 231 | E7 | 1110 0111 | X | X |
| 232 | E8 | 1110 1000 | Y | Y |
| 233 | E9 | 1110 1001 | Z | Z |
| 234 | EA | 1110 1010 | | |
| 235 | EB | 1110 1011 | | |
| 236 | EC | 1110 1100 | | |
| 237 | ED | 1110 1101 | | |
| 238 | EE | 1110 1110 | | |
| 239 | EF | 1110 1111 | | |
| 240 | F0 | 1111 0000 | 0 | 0 |
| 241 | F1 | 1111 0001 | 1 | 1 |
| 242 | F2 | 1111 0010 | 2 | 2 |
| 243 | F3 | 1111 0011 | 3 | 3 |

| Decimal | Hex | Binary | Code | Code description |
|---------|-----|-----------|------|------------------|
| 244 | F4 | 1111 0100 | 4 | 4 |
| 245 | F5 | 1111 0101 | 5 | 5 |
| 246 | F6 | 1111 0110 | 6 | 6 |
| 247 | F7 | 1111 0111 | 7 | 7 |
| 248 | F8 | 1111 1000 | 8 | 8 |
| 249 | F9 | 1111 1001 | 9 | 9 |
| 250 | FA | 1111 1010 | | |
| 251 | FB | 1111 1011 | | |
| 252 | FC | 1111 1100 | | |
| 253 | FD | 1111 1101 | | |
| 254 | FE | 1111 1110 | | |
| 255 | FF | 1111 1111 | eo | |

The main difference between the ASCII code and EBCDIC code is the number of bits that they use to represent each character. EBCDIC uses 8 bits per character while the ASCII standard only used 7, due to concerns that using 8 bits for characters that can be represented with 7 is much less efficient.

2.7 MODULO 2 SYSTEM

In computing, the modulo operation finds the remainder after division of one number by another (called the modulus of the operation). The modulo operation commonly expressed as a "%" operator, is a useful operation in data coding. Modulo is the remainder of a division operation between two numbers. In division, we typically have the equation,

$$S = n \times d + r$$

where, S = dividend

d = divisor

n = quotient

r = remainder

From this equation, we have two equations,

$$S \div d = n$$

$$S \% d = r$$

Note that r must be smaller than d.

Modulo-2 arithmetic is an arithmetic system where every result is taken modulo-2. The result of the operation is 1 if the result is odd and 0 if the result is even. Since we are dealing with individual bits in data coding, most of the operands will be a 1 or 0. In modulo 2 arithmetic, 2 is the base (modulus) and there is no numbers other than 0 and 1. Any higher number mod 2 is obtained by dividing it by 2 and taking the remainder.

Mod-2 addition

| + | 0 | 1 |
|---|---|---|
| 0 | 0 | 1 |
| 1 | 1 | 0 |

Mod-2 multiplication

| X | 0 | 1 |
|---|---|---|
| 0 | 0 | 0 |
| 1 | 0 | 1 |

Addition and subtraction in binary arithmetic modulo 2 is equivalent to XOR.

| A | B | $A \oplus B$ |
|---|---|--------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Mod-2 division

$$\begin{array}{r} 1011) 1001011 \\ \underline{1011} \\ 001001 \\ \underline{1011} \\ 00101 \end{array} \leftarrow \text{Quotient}$$

$\leftarrow \text{Remainder}$

2.8 BINARY CODED DECIMAL AND EXCESS-3 CODE**2.8.1 Binary Coded Decimal (BCD)**

The 8-4-2-1 code or simply the BCD code is composed of four bits representing the decimal digits 0 through 9, 8, 4, 2 and 1 are weights of the four bits ($2^3, 2^2, 2^1, 2^0$) of each decimal digit similar to straight binary number system. The ease of conversion between 8-4-2-1 code number and familiar decimal numbers is the main advantage of this code. The BCD code means that each decimal digit is represented by a binary code of four bits. Clearly only the 4-bit binary numbers from 0000 through 1001 are used. The BCD code does not use the numbers 1010, 1011, 1100, 1101, 1110 and 1111. In other words, only 10 of the sixteen (2^4) possible 4-bit binary code groups are used. If any of the forbidden 4 bit number ever occurs in a machine using the BCD code, it is usually an indication that an error has occurred.

Any decimal number can be expressed BCD code by replacing each decimal digit by the appropriate 4-bit combinations. Ten binary combinations that represent the ten decimal digits are shown in table below.

| BCD code | Decimal number |
|----------|----------------|
| 0000 | 0 |
| 0001 | 1 |
| 0010 | 2 |
| 0011 | 3 |
| 0100 | 4 |

| BCD code | Decimal number |
|----------|----------------|
| 0101 | 5 |
| 0110 | 6 |
| 0111 | 7 |
| 1000 | 8 |
| 1001 | 9 |

Conversely, a BCD number can be easily converted into a decimal by dividing the coded number into groups of 4-bits (starting with LSB) and then writing down the decimal digit represented by each four bit group. It is very important to realize that BCD is not another number system like binary, octal, decimal and hexadecimal. It is, in fact, the decimal system with each decimal digit encoded in its binary equivalent. It is also important to note that a BCD number is not the same number as a straight binary number. A straight binary code takes the complete decimal number and represents it in binary while the BCD code converts each decimal digit to binary individually.

BCD Addition

BCD code is a numerical code, and many applications need that arithmetic operations be carried out. Addition is the most important operations because the other three operations (subtraction, multiplication and division) can be accomplished using addition. For adding two BCD numbers,

- Add the two numbers using the rules for binary addition.
- If a four-bit is equal to 9 or less than 9, it is a valid BCD number.
- If a four bit sum exceeds 9 or if a carry out of the group is generated, it is an invalid result. Add 6 (0110_2) to the four bit sum. If a carry results when $(0110)_2$ is added, simply add the next four bit group.

BCD subtraction

For subtracting the two numbers:

- Find the 9's complement of the decimal subtrahend and encode that number in BCD code.
- The resulting BCD number is added as described above.

Example 32

Convert the 256 decimal number to its BCD equivalent.

Solution:

$$(256)_{10} = (001001010110)_{BCD}$$

Example 33

Convert $(99.9)_{10}$ to BCD equivalent.

Solution:

$$99.9 = (10011001.1001)_{BCD}$$

Example 34

Add 96 and 56 BCD numbers.

Solution:

$$(96)_{10} = (10010110)_{BCD}$$

$$(56)_{10} = (0101\ 0110)_{BCD}$$

$$\begin{array}{r}
 0010 \\
 0101 \\
 + 0101 \\
 \hline
 0010
 \end{array}$$

$$\begin{array}{r}
 1001 \quad 0110 \\
 + 0101 \quad 0110 \\
 \hline
 1110 \quad 1100 \\
 0110 \quad 0110 \\
 \hline
 0001 \quad 0101 \quad 0010 \\
 1 \quad 5 \quad 2
 \end{array}$$

Both groups are invalid BCD numbers being > 9 and therefore add 6(0110) to both groups.

Thus, sum of $(96)_{10}$ and $(56)_{10} = (152)_{10}$ or $(0001\ 0101\ 0010)_{BCD}$

Example 35

Subtract 748 from 983.

Solution:

$$983 = (1001\ 1000\ 0011)_{BCD}$$

$$-748 = 251 \text{ (9's complement of 748)} = (0010\ 0101\ 0001)_{BCD}$$

$$\begin{array}{r}
 1001 \quad 1000 \quad 0011 \\
 + 0010 \quad 0101 \quad 0001 \\
 \hline
 1011 \quad 1101 \quad 0100 \\
 + 0110 \quad 0110 \\
 \hline
 ① 0010 \quad 0011 \quad 0100
 \end{array}$$

Left two groups are invalid BCD numbers being > 9

Add carry 0001 to next group and add end around entry.

$$\begin{array}{r}
 0010 \quad 0011 \quad 0101 \\
 \hline
 2 \quad 3 \quad 5
 \end{array}$$

Thus, $(983)_{10} - (748)_{10} = (235)_{10}$ or $(0010\ 0011\ 0101)_{BCD}$.

Example 36

Add the following BCD numbers

a) 0100 and 0010

Solution:

$$\begin{array}{r}
 0100 \\
 + 0010 \\
 \hline
 0110
 \end{array}$$

b) 0101 0110 and 0011 0010

Solution:

$$\begin{array}{r}
 0101 \quad 0110 \\
 + 0011 \quad 0010 \\
 \hline
 1000 \quad 1000
 \end{array}$$

c) 1001 and 0101

Solution:

$$\begin{array}{r}
 1001 \\
 + 0101 \\
 \hline
 1110 \\
 + 0110 \\
 \hline
 0001 \quad 0100
 \end{array}$$

Invalid as BCD number exceeds 9

Add 6

d) 0011 0110 and 0001 0101

Solution:

$$\begin{array}{r}
 0011 \quad 0110 \\
 + 0001 \quad 0101 \\
 \hline
 0100 \quad 1011 \\
 + 0110 \\
 \hline
 0101 \quad 0001
 \end{array}$$

Right group is invalid as BCD number exceeds 9
Add 6 in invalid group (add carry 0001 to next group)

2.8.2 Excess-3 Code

The excess-3 code, abbreviated as XS-3, is an important 4-bit code sometimes used with binary coded decimal numbers. It possesses advantages in certain arithmetic operations. The excess-3 code for a decimal number can be obtained in the same manner as BCD except that 3 is added to each decimal digit before encoding it in binary. For example, to encode the decimal digit 5 into excess-3 code, we must first add 3 to obtain 8. The digit 8 is encoded in its equivalent 4-bit binary code 1000. Since no definite weights can be assigned to the four digit positions, excess-3 is an unweighted code. Excess-3 codes for decimal digit 0 through 9 are given in table below.

| Decimal | BCD | Excess-3 |
|---------|------|----------|
| 0 | 0000 | 0011 |
| 1 | 0001 | 0100 |
| 2 | 0010 | 0101 |
| 3 | 0011 | 0110 |
| 4 | 0100 | 0111 |
| 5 | 0101 | 1000 |
| 6 | 0110 | 1001 |
| 7 | 0111 | 1010 |
| 8 | 1000 | 1011 |
| 9 | 1001 | 1100 |

The noteworthy point from the table is that both codes (BCD and excess-3) use only 10 of the 16 possible 4-bit code groups. The excess-3 code however, does not use the same code groups. For excess-3 code, the invalid code groups are 0000, 0001, 0010, 1101, 1110 and 1111.

The key feature of the excess-3 code is that it is self-complementing code. It means that 1's complement of the coded number yields 9's complement of the number itself. For example, excess-3 code of decimal 5 is 1000, its 1's complement is 0111, which is excess-3 code for decimal 4, which is 9's complement of 5. It should be noted that the 1's complement is easily produced with digital logic circuits by simply inverting each bit. The self complementing property makes the excess-3 code useful in some arithmetic operations because subtraction can be performed using the 9's complement method.

Example 37

Encode $(2345)_{10}$ in BCD and excess-3 code.

Solution:

| | | | | |
|-----------------|-----------------------------|--------|--------|--------|
| Decimal number: | 2 | 3 | 4 | 5 |
| | ↓ | ↓ | ↓ | ↓ |
| BCD code: | 0010 | 0011 | 0100 | 0101 |
| | + 0011 | + 0011 | + 0011 | + 0011 |
| | (Add 3 or 0011 in each BCD) | | | |
| Excess-3 code: | 0101 | 0110 | 0111 | 1000 |

Example 38

Encode $(1236)_{10}$ to excess-3 code

Solution:

| | | | | |
|-----------------|-----|-----|-----|-----|
| Decimal number: | 1 | 2 | 3 | 6 |
| | + 3 | + 3 | + 3 | + 3 |
| | 4 | 5 | 6 | 9 |

| | | | | |
|----------------|------|------|------|------|
| Excess-3 code: | 0100 | 0101 | 0110 | 1001 |
|----------------|------|------|------|------|

Example 39

What is the decimal equivalent of the binary number $(1000\ 1011\ 0111)_{\text{excess-3}}$ represented in excess-3 code?

Solution:

| | | | | |
|-----------------|--------|------|------|--|
| Excess-3 code: | 1000 | 1011 | 0111 | |
| | - 0011 | 0011 | 0011 | |
| | 0101 | 0101 | 0110 | |
| | ↓ | ↓ | ↓ | |
| Decimal number: | 5 | 8 | 4 | |

Subtract 0011 in each excess-3 code

Hence, $(1000\ 1011\ 0111)_{\text{excess-3 code}} = (584)_{10}$

Example 40

Convert $(58.43)_{10}$ to excess-3 code

Solution:

| | | | | | |
|--------------------|-----|-----|-----|-----|--|
| Decimal number: | 5 | 8 | 4 | 3 | |
| Add 3 to each bit: | + 3 | + 3 | + 3 | + 3 | |
| | 8 | 11 | 7 | 6 | |

Convert above sum into 4-bit binary equivalent, 4 bit binary equivalent:
 $1000\ 1011\ 0111\ 0110$

Hence, Excess-3 code of $(367)_{10} = (10001011.01110110)$

2.8 PARITY METHOD FOR ERROR DETECTION

Binary information may be transmitted through some form of communication medium such as wires or radio waves or optic cables etc. Any external noise introduced into a physical communication medium changes bit values from 0 to 1 or vice versa. An error detection code can

be used to detect errors during transmission. The detected error cannot be corrected but its presence is indicated. One of the most common ways to achieve error detection is by means of parity bit. A parity bit is an extra bit included with a message to make the total number of 1's transmitted either odd or even. A message of four bits and a parity is adopted, the P bit is chosen such that the total constitute the message and P. If the even parity is adopted, the P bit is chosen so that the total number of 1's in the five bits is even. In a particular situation, one or the other parity is adopted, with even parity being more parity is adopted, with even parity being more common.

Table: Parity Bit

| Odd Parity | | Even Parity | |
|------------|---|-------------|---|
| Message | P | Message | P |
| 0000 | 1 | 0000 | 0 |
| 0001 | 0 | 0001 | 1 |
| 0010 | 0 | 0010 | 1 |
| 0011 | 1 | 0011 | 0 |
| 0100 | 0 | 0100 | 1 |
| 0101 | 1 | 0101 | 0 |
| 0110 | 1 | 0110 | 0 |
| 0111 | 0 | 0111 | 1 |
| 1000 | 0 | 1000 | 1 |
| 1001 | 1 | 1001 | 1 |
| 1010 | 1 | 1010 | 0 |
| 1011 | 0 | 1011 | 0 |
| 1100 | 1 | 1011 | 1 |
| 1101 | 0 | 1100 | 0 |
| 1110 | 0 | 1101 | 1 |
| 1111 | 1 | 1110 | 1 |
| | | 1111 | 0 |

The parity bit is helpful in detecting errors during the transmission of information from one location to another. This is done in the following manner. An even parity bit is generated in the sending end for each message transmission. The message, together with the parity bit is transmitted to its destination. The parity of the received data is checked in the receiving end. If the parity of the received information is not even, it means that atleast one bit has changed value during the transmission. The method detects one, three or any odd combination of errors in each message that is transmitted. An even combination of errors is undetected. Additional error detection schemes may be needed to take care of an even combination of errors.

What is done after an error is detected depends on the particular application. One possibility is to request retransmission of the message on

the assumption that the error was random and will not occur again. Thus if the receiver detects a parity error, it sends back an acknowledge message. The sending end will respond to a previous error by transmitting the message again until the correct parity is received. If, after a number of attempts, the transmission is still in error, a message can be sent to the human operator to check for malfunctions in the transmission path.

2.10 NINE'S (9'S) AND TEN'S (10'S) COMPLEMENTS

The 9's complement of a decimal number is obtained by subtracting each digit of that decimal number from 9. The 10's complement of a decimal number is obtained by adding a 1 to its 9's complement.

To perform decimal subtraction using the 9's complement method, obtain the 9's complement of the subtrahend and add it to the minuend. Call it indicates that the answer is positive. Add the carry is called the end-around carry. If there is no carry, it indicates that the answer is negative and the intermediate result is its 9's complement. Take the 9's complement of this result and place a negative sign in front to get the answer.

To perform decimal subtraction using the 10's complement method, obtain the 10's complement of the subtrahend and add it to the minuend. If there is a carry, ignore it. The presence of the carry indicates that the answer is positive; the result obtained is itself the answer. If there is no carry, indicates that the answer is negative and the result obtained is its 10's complement. Obtain the 10's complement of the result and place a negative sign in front get the answer.

Example 41

Find the 9's complement of the following decimal numbers.

a) 3465 b) 782.54 c) 4526.075

Solution:

a) 9999

$$\begin{array}{r} -3465 \\ \hline 6534 \end{array}$$

(9's complement of 3465)

b) 999.99

$$\begin{array}{r} -782.54 \\ \hline 217.45 \end{array}$$

(9's complement of 782.54)

c) 9999.999

$$\begin{array}{r} -4526.075 \\ \hline 5473.924 \end{array}$$

(9's complement of 4526.075)

Example 42

Find the 10's complement of the following decimal numbers.

a) 4069 b) 1056.074

Solution:

a)
$$\begin{array}{r} 9999 \\ -4069 \\ \hline 5930 \end{array}$$
 (9's complement of 4069)

$$\begin{array}{r} +1 \\ \hline 5931 \end{array}$$
 (add 1)
 5931 (10's complement of 4069)

b)
$$\begin{array}{r} 9999.999 \\ -1056.074 \\ \hline 8943.925 \end{array}$$
 (9's complement of 1056.074)

$$\begin{array}{r} +1 \\ \hline 8943.926 \end{array}$$
 (add 1)
 8943.926 (10's complement of 1056.074)

Example 43

Subtract the following numbers using the 9's complement method.

a) 745.81 - 436.62 b) 436.62 - 745.81

Solution:

a)
$$\begin{array}{r} 745.81 \\ -436.62 \\ \hline 309.19 \end{array} \Rightarrow \begin{array}{r} +563.37 \\ 1309.18 \\ \hline +1 \\ 309.19 \end{array}$$
 (9's complement)
 (Intermediate result)
 (End-around carry)
 (∴ Answer)

b)
$$\begin{array}{r} 436.62 \\ -745.81 \\ \hline -309.19 \end{array} \Rightarrow \begin{array}{r} +254.16 \\ 690.80 \\ \hline \end{array}$$
 (9's complement)
 (Intermediate result with no carry)

The 9's complement of 690.80 is 309.19.

Hence answer is -309.19

Example 44

Subtract the following using the 10's complement method.

a) 2928.54 - 416.73 b) 416.73 - 2928.54

Solution:

a)
$$\begin{array}{r} 2928.54 \\ -0416.73 \\ \hline 2511.81 \end{array} \Rightarrow \begin{array}{r} +9583.27 \\ ①2511.81 \\ \hline \end{array}$$
 (10's complement)
 (Ignore carry)

b)
$$\begin{array}{r} 0416.73 \\ -2928.54 \\ \hline -2511.81 \end{array} \Rightarrow \begin{array}{r} +7071.46 \\ 7488.19 \\ \hline \end{array}$$
 (10's complement)
 (No carry)

The 10's complement of 7488.19 is 2511.81

Hence answer is -2511.81

Example 50

Convert the following: $(5621.125)_{10}$ to $(\)_8$

Solution:

Here;

Integer

| | | |
|---|------|---|
| 8 | 5621 | 5 |
| 8 | 702 | 6 |
| 8 | 87 | 7 |
| 8 | 10 | 2 |
| | 1 | |

Fraction

$$0.125 \times 8 = 0 \text{ with a carry 1}$$

$$\therefore (5621.125)_{10} = (12765.1)_8$$

Example 51

Convert the following: $(375.37)_8 = (\)_2$

Solution:

Here;

$$(375.37)_8 = \begin{array}{cccccc} 3 & 7 & 5 & . & 3 & 7 \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\ 011 & 111 & 101 & & 011 & 111 \end{array}$$

$$\therefore (375.37)_8 = (01111101.011111)_2$$

Example 52

Convert the following: $(101010011.1101)_2$ to $(\)_8$

Solution:

Here;

$$(101010011.1101)_2 = \begin{array}{cccccc} 101 & 010 & 011 & . & 110 & 100 \\ \downarrow & \downarrow & \downarrow & & \downarrow & \downarrow \\ 5 & 2 & 3 & & 6 & 4 \end{array}$$

$$\therefore (101010011.1101)_2 = (523.64)_8$$

Example 53

Convert the following: $(131.F2)_{16}$ to $(\)_{10}$

Solution:

Here;

$$(131.F2)_{16} = 1 \times 16^2 + 3 \times 16^1 + 1 \times 16^0 + 15 \times 16^{-1} + 2 \times 16^{-2}$$

$$= 256 + 48 + 1 + \frac{15}{16} + \frac{2}{256}$$

$$= 305 + 0.9375 + 0.0078125 = (305.9453125)_{10}$$

Example 54

Convert the following: $(374.37)_{10}$ to $(\)_{16}$

Solution:

Here;

Integer 374

| | | |
|----|-----|---|
| 16 | 374 | 6 |
| 16 | 23 | 7 |
| | 1 | |

Fraction 0.37

$0.37 \times 16 = 5.92 = 0.92$ with a carry 5
 $0.92 \times 16 = 14.72 = 0.72$ with a carry 14
 $0.72 \times 16 = 11.52 = 0.52$ with a carry 11
 $0.52 \times 16 = 8.32 = 0.32$ with a carry 8
so, $(374.37)_{10} = (176.5EB)_{16}$

Example 55

Convert the following: $(11011.011)_{10}$ to $(\)_8$

Solution:

Here;

Integer

| | | |
|----|-------|----|
| 16 | 11011 | 3 |
| 16 | 688 | 0 |
| 16 | 43 | 11 |

$$\begin{array}{l} 0.011 \times 16 = 0.176 \text{ with a carry 0} \\ 0.176 \times 16 = 0.816 \text{ with a carry 2} \\ 0.816 \times 16 = 0.056 \text{ with a carry 13} \\ 0.056 \times 16 = 0.896 \text{ with a carry 0} \\ 0.896 \times 16 = 0.336 \text{ with a carry 14} \end{array}$$

so, $(11011.011)_{10} = (2B03.02D0E)_{16}$

Example 56

Convert the following: $(A6B.F5)_{16}$ to $(\)_2$

Solution:

Here;

$$(A6B.F5)_{16} = A \downarrow \quad 6 \downarrow \quad B \downarrow \quad F \downarrow \quad 5 \downarrow$$

$$\therefore (A6B.F5)_{16} = (1010 \quad 0110 \quad 1011 \quad 1111 \quad 0101)_2$$

Example 57

Convert the following: $(F2A4)_{16}$ to $(\)_8$

Solution:

Here;

$$(F2A4)_{16} = F \quad 1111 \quad 0010 \quad A \quad 1010 \quad 0100$$

$$\begin{array}{ccccccc} 001 & 111 & 001 & 010 & 100 & 100 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 7 & 1 & 2 & 4 & 4 \end{array}$$

Example 58

Convert the following: $(1E9C)_{16}$ to $(\)_8$

Solution:

Here;

$$(1E9C)_{16} = \begin{array}{cccc} 1 & E & 9 & C \\ 0001 & 1110 & 1001 & 1100 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 001 & 111 & 010 & 011 \quad 100 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 7 & 2 & 3 \quad 4 \end{array}$$

so, $(1E9C)_{16} = (17234)_{8}$

Example 59

Convert the following: $(C3A.47)_{16}$ to $(\)_8$

Solution:

Converting to binary; we have,

$$\begin{array}{cccccc} C & 3 & A & 4 & 7 \\ 1100 & 0011 & 1010 & 0100 & 0111 \\ \downarrow & & & & \\ (1100 \quad 0011 \quad 1010 \quad 0100 \quad 0111) & & & & \\ \downarrow & & & & \\ 110 \quad 000 \quad 111 \quad 010 \quad 010 \quad 001 \quad 110 \\ \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \quad \downarrow \\ 6 \quad 0 \quad 7 \quad 2 \quad 2 \quad 1 \quad 6 \end{array}$$

so, $(C3A.47)_{16} \rightarrow (6072.216)_8 \rightarrow (110000111010.01000111)_2$

Example 60

Convert the following: $(2715)_8$ to $(\)_{16}$

Solution:

Here;

$$(2715)_8 = \begin{array}{cccc} 2 & 7 & 1 & 5 \\ \downarrow & \downarrow & \downarrow & \downarrow \\ 010 & 111 & 001 & 101 \\ \downarrow & & & \\ 0101 & 1100 & 1101 & \\ \downarrow & \downarrow & \downarrow & \\ 5 & 12 & 13 & \\ \downarrow & \downarrow & \downarrow & \\ 5 & C & D & \end{array}$$

so, $(2715)_8 = (5CD)_{16}$

Example 61

Convert the following: $(8.3)_9$ to $(\)_{10}$

Solution:

Here;

$$(8.3)_9 = 8 \times 9^0 + 3 \times 9^{-1} = (8.333)_{10}$$

EAMINATION QUESTION SOLUTIONS

1. Describe the parity method of error detection with a suitable four bit system example. Also, down its limitations. [2011/S]

Solution: See the topic 2.9.
The limitations of parity method of error detection is that it cannot detect an error when an even number of bits change in the same data unit i.e., it can only detect errors that change an odd number of bits.

2. Discuss in brief about gray code. [2012/S, 2013/F]

Solution: See the topic 2.4.

3. Explain the parity method of error detection with a suitable example. [2012/S, 2012/F, 2017/S, 2016/S]

Solution: See the topic 2.9.

4. "Excess-3 code is self complementary code. Verify this statement. [2011/F, 2017/S, 2019/F]

Solution:

A member in the excess-3 number system is obtained by simply adding 3 to a number in the ordinary decimal number system and writing the corresponding binary number. For example, the number 0 is represented in excess-3 as 3. This is obtained by adding 3 to 0.

Let us consider the excess-3 number 0100. This corresponds to decimal 1. The 9's complement of 1 is 8. The excess-3 equivalent of 8 is 1011. Complementing 0100 in the usual way of replacing 1's with 0's and 0's with 1's also results in 1011. We therefore conclude that direct complementing of the numbers in the excess-3 family results in the 9's complementing operation also. So, excess-3 is said to be a self-complementing code i.e., members of this family complement on themselves.

5. Define alphanumeric codes. [2011/S]

Solution:

Alphanumeric codes, also called characters code are binary codes used to represent alphanumeric data. A complete alphanumeric code would include the 26 lower case letters, 26 uppercase letter, 10 numeric digits, punctuation marks and anywhere from 20 to 40 other characters such as +, /, *, # and so on.

6. Write short notes on self-complementing code. [2015/F, 2018/S, 2019/S]

Solution:

A code is said to be self complementing if the code word of the 9's complement of 9-N can be obtained from the code word of N by interchanging all the 0's 1's. Therefore, in a self-complementing code, the code for 9 is the complement of the code for 0, the code for 8 is the complement of the code for 1 and so on. The 2421, 5211, 642-3, 84-2-1 and excess-3 are self complementing codes. The self complementing property is desirable in a code when the 9's complement must be found such as in

9's complement subtraction. Self complementing codes have an advantage that their logical complement is the same as the arithmetic complement. For a code to be self-complementing, the sum of all its weights must be 9. This is because whatever may be the weights, 0 is to be represented by 0000 and since in a self-complementing code, the code for 9 is the complement of the code for 0, 9 has to be represented by 1111. Table below depicts a self-complementing code.

| N | Code for N | | | | 9-N |
|---|------------|---|---|---|------|
| | 2 | 4 | 2 | 1 | |
| 0 | 0 | 0 | 0 | 0 | 1111 |
| 1 | 0 | 0 | 0 | 1 | 1110 |
| 2 | 0 | 0 | 1 | 0 | 1101 |
| 3 | 0 | 0 | 1 | 1 | 1100 |
| 4 | 0 | 1 | 0 | 0 | 1011 |
| 5 | 1 | 0 | 1 | 1 | 0100 |
| 6 | 1 | 1 | 0 | 0 | 0011 |
| 7 | 1 | 1 | 0 | 1 | 0010 |
| 8 | 1 | 1 | 1 | 0 | 0001 |
| 9 | 1 | 1 | 1 | 1 | 0000 |

To be self-complementing code, following conditions must be satisfied.

- The complement of a number should be obtained from that number by replacing 1's with 0's and 0's with 1's.
- The sum of the number and its complement should be equal to decimal 9.

7. "84-2-1 code is self complementing code". Justify this statement. [2013/S]

Solution:

"84-2-1 code is self complementing code because the complement of this number is obtained by replacing 1's with 0's and 0's with 1's. Also the sum of the number and its complement is equal to decimal 9.

| N | Code for N | | | | 9-N |
|---|------------|---|---|---|------|
| | 8 | 4 | 2 | 1 | |
| 0 | 0 | 0 | 0 | 0 | 1111 |
| 1 | 0 | 1 | 1 | 1 | 1000 |
| 2 | 0 | 1 | 1 | 0 | 1001 |
| 3 | 0 | 1 | 0 | 1 | 1010 |
| 4 | 0 | 1 | 0 | 0 | 1011 |
| 5 | 1 | 0 | 1 | 1 | 0100 |
| 6 | 1 | 0 | 1 | 0 | 0101 |
| 7 | 1 | 0 | 0 | 1 | 0110 |
| 8 | 1 | 0 | 0 | 0 | 0111 |
| 9 | 1 | 1 | 1 | 1 | 0000 |

Let us consider the 84-2-1 number 0111. This corresponds to decimal 8. The 9's complement of 1 is 8. The 84-2-1 equivalent of 8 is 100. Complementing 0111 in the usual way of replacing 1's with 0's and 0's with 1's also results in 1000. We therefore conclude that direct complementing of the numbers in the 84-2-1 family results in the 9's complementing operation also. So, 84-2-1 code is said to be a self-complementing code.

8. What are the different types of binary codes? Explain each of them in brief. [2017/S]

Solution:

Different types of binary codes are;

- Weighted binary codes
- Non-weighted binary codes
- Error-detection codes
- Error correcting codes
- Alphanumeric codes

1. Weighted binary codes

If each position of a number represents a specific weight then the coding scheme is called weighted binary code. In such coding, the bits are multiplied by their corresponding individual weight and then the sum of these weighted bits gives the equivalent decimal digit.

Types of weighted binary codes

- BCD code or 8421 code
- 84-2-1 code
- 2421 code

2. Non-weighted code

These codes are not positionally weighted. It basically means that each position of the binary number is not assigned a fixed value.

Types of Non-weighted code

- Excess-3 code
- Gray code

3. Error detection code

Error detecting codes are usually block codes, where the message is divided into fixed sized blocks of bits to which redundant bits are added for error detection. Error detection involves checking whether any error has occurred or not. The number of error bits and the type of error does not matter.

4. Error correcting code

An error correction code or forward error correction code is a process of adding redundant data or parity data to a message such that it can be recovered by a receiver even when a number of errors were introduced either during the process of transmission or on storage. For correction of errors, hamming code are used.

5. Alphanumeric codes

An alphanumeric code is a binary code of a group of elements consisting of ten decimal digits, the 26 letters of the alphabet (both in uppercase and lowercase) and a certain number of special symbols such as #, /, % etc. The total number of elements in an alphanumeric code is greater than 36. Therefore, it must be coded with a minimum number of 6 bits ($2^6 = 64$ but $2^5 = 32$ is insufficient). It is used in many computers to represent alphanumeric characters and symbols internally and hence can be called internal code. Frequently there is a need to represent more than 64 characters, including the lowercase letters and special control characters. For this reason, ASCII, EBCDIC and Hollerith codes are normally used.

9. How can you find the r's complement using (r - 1)'s complement? Explain with example. [2017/S]

Solution:

Complements are used in digital computers for simplifying the subtraction operation and for logical manipulations. There are two types of complements for each number system of base r : the r's complement and the (r - 1)'s complement.

If a positive number N is given in base r with an integer part of n digits, the r's complement of N is given as $r^n - N$ for $N \neq 0$ and 0 for $N = 0$. If a positive number N is given in base r with an integer part of n digits and a fraction part of m digits, then the (r - 1)'s complement of N is given as $(r^n - r^{-m} - N)$ for $N \neq 0$ and 0 for calculated (r - 1)'s complement.

For example;

Find the 7's and 8's complement of the number (563)₈.

Solution:

Here, base or radix (r) = 8

Since 7 is the largest digit in the number system, subtract each digit of given number from 7, i.e., if it's a three digit number, subtract from 777.

$$\begin{array}{r} 7 & 7 & 7 \\ - 5 & 6 & 3 \\ \hline 2 & 1 & 4 \end{array}$$

∴ (214)₈ is the 7's complement of (563)₈. Now to find r's complement i.e., 8's complement add '1' to the result of 7's complement number.

$$\begin{array}{r} 2 & 1 & 4 \\ + 1 \\ \hline 2 & 1 & 5 \end{array}$$

∴ (215)₈ is the 8's complement of (563)₈. In this way, r's complement can be found using (r - 1)'s complement.

10. 'Gray code is called as reflected code. Justify your answer with appropriate illustration. [2017/S]

Solution: See the topic 2.4.

The 1's complement of $(10110)_2$ is $(2^5 - 1)_2 = (10110)_2$.
 Now, if we consider a binary number system, then $r = 2$, $i_2 = (r - 1) = 1$

$$\text{The 7's complement of } (350)_8 \text{ is } 8^4 - 8^3 - 8^2 - 8^1 - 8^0 = 4095_{10} - 126_{10} = 2839_{10} = 5427_8.$$

From the above example, it is clear that to find the 9's complement of a decimal number each of the digits can be separately subtracted from 9. Similarly, to find the 7's complement of a binary number each of the digits can be separately subtracted from 1. The 1's complement of a binary number can be obtained by changing its 0's and 1's into 1's. Similarly, to find the 7's complement of the 15's complement of a decimal number each of the digits can be separately subtracted from 15. To find the 15's complement of a decimal number each of the digits can be separately subtracted from 15.

12. Perform the operation as indicated. [2011/S]
- Solution:
- Step-1: The LSB is same.
 Here,
 i) $(1010)_8$ = $(.....)_10$
 ii) $(2E8.7A)_16$ = $(.....)_10$
 iii) $(225.225)_10$ = $(.....)_2$
 iv) $(237.5)_8$ = $(.....)_16$
- Now we have the numbers 00, 01, 11 and 10 in the gray code for the decimal numbers 0, 1, 2 and 3 respectively. This process can be continued to construct any number in the gray code.
- Now we have the numbers 00, 01, 11 and 10 in the gray code for the decimal numbers 0, 1, 2 and 3 respectively. This process can be continued to construct any number in the gray code.
11. Explain $(r - 1)$'s complement with example. [2011/E]
- Solution:
- Complements are used in digital computers for simplifying the subtraction operation and for logical manipulations. If a positive number N is given in given in base r with an integer part of n digits and a fraction part of m digits, then the $(r - 1)$'s complement of N is given as $(r - r - N)_r$.
- The 9's complement of $(0.3245)_{10}$ is $10^0 - 0.3245 = 0.6754$
- Since there is no fraction part, $10^{-m} = 10^0 = 1$
- The 9's complement of $(23450)_{10}$ is $10^0 - 10^0 - 23450 = 76549$
- Since there is no integer part, $10^0 = 10^0 = 1$
- The 9's complement of $(23.324)_{10}$ is $10^2 - 10^0 - 23.324 = 76.675$
- Since there is no integer part, $10^0 = 10^0 = 1$

Thus conversion is complete and result is $(1100)_2$.

Step 4: Add the last binary digit generated to the next gray digit.

1 0 1 0 + 1 0
 1 1 0 0

Step 3: Add the last binary digit generated to the next gray digit.

1 1 0 1 + 1 0
 1 1 1 0

Step 2: Add the last binary digit just generated to the gray digit in the next position. Discard carry.

1 0 1 0 + 1 0
 1 1 0 0

Binary code

Gray code

Step-1: The LSB is same.

Here,

Solution:

0's added to the bits above the mirror $\begin{cases} 0 \\ 0 \end{cases}$

1's added to the bits below the mirror $\begin{cases} 1 \\ 1 \end{cases}$

Now we have the numbers 00, 01, 11 and 10 in the gray code for the decimal numbers 0, 1, 2 and 3 respectively. This process can be continued to construct any number in the gray code.

Now we have the numbers 00, 01, 11 and 10 in the gray code for the decimal numbers 0, 1, 2 and 3 respectively. This process can be continued to construct any number in the gray code.

11. Explain $(r - 1)$'s complement with example. [2011/E]

Solution:

Complements are used in digital computers for simplifying the subtraction operation and for logical manipulations. If a positive number N is given in given in base r with an integer part of n digits and a fraction part of m digits, then the $(r - 1)$'s complement of N is given as $(r - r - N)_r$.

The 9's complement of $(0.3245)_{10}$ is $10^0 - 0.3245 = 0.6754$


Since there is no fraction part, $10^{-m} = 10^0 = 1$

The 9's complement of $(23450)_{10}$ is $10^0 - 10^0 - 23450 = 76549$

Since there is no integer part, $10^0 = 10^0 = 1$

The 9's complement of $(23.324)_{10}$ is $10^2 - 10^0 - 23.324 = 76.675$

Since there is no integer part, $10^0 = 10^0 = 1$



iii) Here, $(225.225)_{10}$ = $(748.47656)_{10}$

Fraction 0.225

0.225 × 2 = 0.45 with carry 0

Thus, $(225.225)_{10}$ ($11100001.00111001)_2$ iv) Here, $(110110.101)_2$ $= (54.625)_{10}$ $= (260862.1079)_{10}$

13. Compute any four of the following as indicated.

$$(237.5)_8 = (9F.A)_{16}$$

14. Determine the value of base x if $(321)_x = (57)_8$. [2013/S]

Solution:

15. Find the value of x. [2014/S, 2016/F]

Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$ i) $(11101)_{Cary} = (?)_2$

Discarding negative value of x, we have x = 3.596

x = 3.596 or, -4.263

or, $3x^2 + 2x - 46 = 0$ or, $3x^2 + 2x + 1 = 47$ or, $3x^2 + 2 \times x_1 + 1 \times x_0 = 47$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ 16. Determine the value of base x if $(321)_x = (57)_8$. [2013/S]

Solution:

17. Find the value of x. [2014/S, 2016/F]

Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$ i) $(11101)_{Cary} = (?)_2$

Discarding negative value of x, we have x = 3.596

x = 3.596 or, -4.263

or, $3x^2 + 2x - 46 = 0$ or, $3x^2 + 2x + 1 = 47$ or, $3x^2 + 2 \times x_1 + 1 \times x_0 = 47$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ 18. Determine the value of base x if $(321)_x = (57)_8$. [2013/S]

Solution:

19. Find the value of x. [2014/S, 2016/F]

Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$ i) $(11101)_{Cary} = (?)_2$

Discarding negative value of x, we have x = 3.596

x = 3.596 or, -4.263

or, $3x^2 + 2x - 46 = 0$ or, $3x^2 + 2x + 1 = 47$ or, $3x^2 + 2 \times x_1 + 1 \times x_0 = 47$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ 19. Determine the value of base x if $(321)_x = (57)_8$. [2013/S]

Solution:

20. Find the value of x. [2014/S, 2016/F]

Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$ i) $(11101)_{Cary} = (?)_2$

Discarding negative value of x, we have x = 3.596

x = 3.596 or, -4.263

or, $3x^2 + 2x - 46 = 0$ or, $3x^2 + 2x + 1 = 47$ or, $3x^2 + 2 \times x_1 + 1 \times x_0 = 47$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$

20. Find the value of x. [2014/S, 2016/F]

Solution:

21. Determine the value of base x if $(321)_x = (57)_8$. [2013/S]Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$ i) $(11101)_{Cary} = (?)_2$

Discarding negative value of x, we have x = 3.596

x = 3.596 or, -4.263

or, $3x^2 + 2x - 46 = 0$ or, $3x^2 + 2x + 1 = 47$ or, $3x^2 + 2 \times x_1 + 1 \times x_0 = 47$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$

21. Determine the value of x. [2014/S, 2016/F]

Solution:

22. Find the value of x. [2014/S, 2016/F]

Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$ i) $(11101)_{Cary} = (?)_2$

Discarding negative value of x, we have x = 3.596

x = 3.596 or, -4.263

or, $3x^2 + 2x - 46 = 0$ or, $3x^2 + 2x + 1 = 47$ or, $3x^2 + 2 \times x_1 + 1 \times x_0 = 47$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$

22. Determine the value of x. [2014/S, 2016/F]

Solution:

23. Find the value of x. [2014/S, 2016/F]

Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$ i) $(11101)_{Cary} = (?)_2$

Discarding negative value of x, we have x = 3.596

x = 3.596 or, -4.263

or, $3x^2 + 2x - 46 = 0$ or, $3x^2 + 2x + 1 = 47$ or, $3x^2 + 2 \times x_1 + 1 \times x_0 = 47$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$

23. Determine the value of x. [2014/S, 2016/F]

Solution:

24. Find the value of x. [2014/S, 2016/F]

Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$ i) $(11101)_{Cary} = (?)_2$

Discarding negative value of x, we have x = 3.596

x = 3.596 or, -4.263

or, $3x^2 + 2x - 46 = 0$ or, $3x^2 + 2x + 1 = 47$ or, $3x^2 + 2 \times x_1 + 1 \times x_0 = 47$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$ Converting $(321)_8$, into decimal number, we have, $(57)_8 = 5 \times 8^2 + 7 \times 8^1 = 40 + 7 = (47)_{10}$

24. Determine the value of x. [2014/S, 2016/F]

Solution:

25. Find the value of x. [2014/S, 2016/F]

Hence, $(11101)_{Cary} = (10110)_2$

Binary code

1 0 1 1 0 1 1 0

Graay code

1 1 0 1 1 0 1 1

Cary code

1 0 1 1 0 1 1 0

Solutions:

v) $(3FAE.BA)_{16} = (?)_{10}$ iv) $(110110.101)_2 = (?)_{10}$ iii) $(512)_{10} = (?)_8$ ii) $(706)_8 = (?)_{16}$

iii) Here, $(BE)_{10}$

$$(BE)_{10} = (1011110)_{2}$$

18. Determine the value of base x if $(211)_x = (152)_8$.

Solution:

$$\text{Here, } (152)_8 = 1 \times 8^2 + 5 \times 8^1 + 2 \times 8^0 = 64 + 40 = (106)_{10}$$

Converting $(211)_x$ into decimal number,

$$2 \times x^2 + 1 \times x^1 + 1 \times x^0 = 106$$

$$2x^2 + x + 1 - 106 = 0$$

$$2x^2 + x - 105 = 0$$

$$x = 7 \text{ or, } -7.50$$

Discarding negative value, we have $x = 7$

19. Convert the following conversions.

$$i) (101001.101)_2 = (?)_{10}$$

$$ii) (ABD)_{10} = (?)_8$$

$$iii) (10101101)_2 = (?)_{\text{Grey}}$$

$$iv) (17.351)_8 = (?)_{10}$$

$$= 32 + 0 + 8 + 0 + 0 + 1 + 0.5 + 0 + 0.125$$

$$= 1 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1}$$

$$= 1 \times 2^5 + 1 \times 2^3 + 1 \times 2^0 + 1 \times 2^{-1}$$

$$= 32 + 0 + 8 + 0 + 0 + 1 + 0.5 + 0 + 0.125$$

$$= (41.625)_{10}$$

Solution:

$$i) (101001.101)_2$$

$$ii) (ABD)_{10} = (?)_{\text{Grey}}$$

$$iii) (10101101)_2 = (?)_{10}$$

$$iv) (17.351)_8 = (?)_{\text{Grey}}$$

$$= (52.75)_{10}$$

$$\therefore (ABD)_{10} = (52.75)_{10}$$

iii) Here, $(10101101)_2$

$$= (52.75)_{10}$$


The left most gray digit is the same as the left-most binary digit

i) 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 ; Binary

ii) 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 ; Gray

iii) 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 ; Binary

iv) 1 0 1 1 0 1 1 1 0 1 1 0 1 1 1 ; Gray



23. Use complement to subtract the following
 Hence, $(496)_{10} + (825)_{10} = (0001\ 0011\ 0010\ 0001)_{10} = (1321)_{10}$
 Here, all groups have sum exceeding 9, so adding 6 (0110) in all
 $\begin{array}{r} 00011\ 0010\ 0001 \\ + 0110\ 0110\ 0110 \\ \hline 1100\ 1011\ 1011 \end{array}$

2's complement of subtractand = $(101001)_2$
 $\begin{array}{r} 011\ 100 \\ + 101\ 001 \\ \hline 000\ 101 \end{array}$
 There is end carry, so neglect it and remaining is answer.
 Hence, $(34)_8 - (27)_8 = (000101)_2 = (5)_8$.

24. Subtract $(100101)_2$ from $(111101)_2$ using 2's complement. [2013/F]

Solution:
 $M = (0101101)_2$
 $Hence, M = (0100101)_2$
 $S = (111101)_2$
 $2's complement of S = (0000011)_2$
 $\begin{array}{r} 0100101 \\ + 0000011 \\ \hline 0101100 \end{array}$
 Since, there is no end carry answer is 2's complement of $(0101000)_2$ with negative sign.

25. Subtract $(100101)_2$ from $(111101)_2$ using 2's complement. [2013/F]

Solution:
 $(100101)_2 - (111101)_2 = -(1011000)_2$
 $(100101)_2 - (111101)_2 = -(1011000)_2$
 Since, there is no end carry answer is 2's complement of $(0101000)_2$ with negative sign.

26. Subtract $(7729)_{10} - (842.4)_{10}$ using 9's complement. [2013/F]

Solution:
 $9999.9 - 842.4 = 9157.5$
 $so, 7729$
 $+ 9157.5$
 16886.5
 $so, 6886.5$
 Since there is end carry, so remove the end carry and add with last significant bit.

27. Use 2's complement to subtract the following. [2013/F]

$(7729)_{10} - (842.4)_{10} = (6886.6)_{10}$
 $(6886.6)_{10}$
 $\begin{array}{r} 6886.6 \\ + 1 \\ \hline 6886.5 \end{array}$
 Thus, 6886.5

28. Perform the following subtraction $(34)_8 - (27)_8$. Convert the given number into binary and perform subtraction using 2's complement. [2013/F]

i) Here, $(101)_2 - (10100)_2$
 $M = (00101)_2$
 $S = (10100)_2$
 $\begin{array}{r} 00101 \\ - 10100 \\ \hline 101 \end{array}$
 Solution:

29. Now, $(34)_8 = (011100)_2 = \text{minuend (m)}$
 $(27)_8 = (010111)_2 = \text{subtrahend (S)}$
 $(34)_8 - (27)_8 = (011100)_2 - (010111)_2$
 $\begin{array}{r} 011100 \\ - 010111 \\ \hline 011 \end{array}$
 Solution:

30. Here, $(34)_8 - (27)_8$
 $S = (10100)_2$
 $i) Here, $(101)_2 - (10100)_2$$

31. Perform the following subtraction $(34)_8 - (27)_8$. Convert the given number into binary and perform subtraction using 2's complement. [2013/F]

32. Since there is end carry, so after neglecting it, remaining is answer. Thus, $(835701)_{10} - (569812)_{10} = (265889)_{10}$

33. So, 835701
 $= (1000000 - 569812)_{10}$
 $10's complement of (569812)_{10}$
 $Here, (835701)_{10} - (569812)_{10}$
 $(00101101)_{10} - (101100)_{10} = -(10001000)_{10}$
 $i.e., -(10001000)_{10}$
 result with a minus sign.

34. There is no end carry, so the result is 2's complement of a negative sign.

35. Now, adding M and 2's complement of S
 $S = (00101101)_2$
 $2's complement of S = (01001011)_2$
 00101101
 $+ 01001011$
 0111000

36. Hence, $(34)_8 - (27)_8 = (000101)_2 = (5)_8$.

64 J.A Complete Manual of Logic Circuits
Number System and Codes - Chapter 2 | 65

$$\begin{array}{r} 10001 \\ + 01100 \\ \hline 00101 \end{array}$$

2's complement of S = (01100)₂

$$\begin{array}{r} 1111000000010 \\ + 110010010100 \\ \hline 111101101110 \end{array}$$

Since there is no end carry, answer is 2's complement of result with negative sign i.e., -(01111)₂

$$\begin{array}{r} 1110000000010 \\ + 110010010100 \\ \hline 111101101110 \end{array}$$

There is end carry, so neglect it and remaining is answer

$$\begin{array}{r} 1110000000010 \\ + 110010010100 \\ \hline 111101101110 \end{array}$$

Since there is no end carry, answer is 2's complement of result with negative sign i.e., -(01111)₂

iii) Here, (3950)₁₀ - (876)₁₀ = (110000000010)₂ = (3074)₂
 $M = (3950)₁₀ = (111101101110)₂$
 $S = (876)₁₀ = (001101101100)₂$
 $2's \text{ complement of } S = (110010010100)₂$
 $(378)_{BCD} - (256)_{BCD} = (000100100010)₂ = (122)_{BCD}$
 So, Since there is an end carry, neglect the end carry and remaining answer.

$$\begin{array}{r} 1000100100010 \\ + 110110101010 \\ \hline 110110111000 \end{array}$$

Since there is an end carry, neglect the end carry and remaining answer.

$$\begin{array}{r} 1000100 - 1000100 \\ \hline 101000 \end{array}$$

i) 101000 - 1000100
ii) 1000100 - 1010100
iii) Perform the subtraction with the following binary number using 2's complement.

$$\begin{array}{r} 1000100 \\ + 0110000 \\ \hline 1110000 \end{array}$$

i) Here, M = (1010100)₂
ii) S = (1010100)₂
iii) 2's complement of S = (0101100)₂

$$\begin{array}{r} 1000100 \\ + 0010000 \\ \hline 1010100 \end{array}$$

i) Since there is no end carry, answer is 2's complement of 1110000
ii) Since there is no end carry, answer is 2's complement of 1110000
iii) Since there is no end carry, answer is 2's complement of 1110000

$$\begin{array}{r} 1000100 \\ + 0010000 \\ \hline 1010100 \end{array}$$

i) Since there is no end carry, so answer is complement of above result
ii) Since there is no end carry, so answer is complement of above result
iii) Since there is no end carry, so answer is complement of above result
iv) Since there is no end carry, so add it to remaining answer
v) Since there is no end carry, so add it to remaining answer
vi) Since there is no end carry, so add it to remaining answer
vii) Since there is no end carry, so add it to remaining answer
viii) Since there is no end carry, so add it to remaining answer
ix) Since there is no end carry, so add it to remaining answer
x) Since there is no end carry, so add it to remaining answer
xi) Since there is no end carry, so add it to remaining answer
xii) Since there is no end carry, so add it to remaining answer
xiii) Since there is no end carry, so add it to remaining answer
xiv) Since there is no end carry, so add it to remaining answer
xv) Since there is no end carry, so add it to remaining answer
xvi) Since there is no end carry, so add it to remaining answer
xvii) Since there is no end carry, so add it to remaining answer
xviii) Since there is no end carry, so add it to remaining answer
xix) Since there is no end carry, so add it to remaining answer
xx) Since there is no end carry, so add it to remaining answer
xxi) Since there is no end carry, so add it to remaining answer
xxii) Since there is no end carry, so add it to remaining answer
xxiii) Since there is no end carry, so add it to remaining answer
xxiv) Since there is no end carry, so add it to remaining answer
xxv) Since there is no end carry, so add it to remaining answer
xxvi) Since there is no end carry, so add it to remaining answer
xxvii) Since there is no end carry, so add it to remaining answer
xxviii) Since there is no end carry, so add it to remaining answer
xxix) Since there is no end carry, so add it to remaining answer
xxx) Since there is no end carry, so add it to remaining answer
xxxi) Since there is no end carry, so add it to remaining answer
xxxii) Since there is no end carry, so add it to remaining answer
xxxiii) Since there is no end carry, so add it to remaining answer
xxxiv) Since there is no end carry, so add it to remaining answer
xxxv) Since there is no end carry, so add it to remaining answer
xxxvi) Since there is no end carry, so add it to remaining answer
xxxvii) Since there is no end carry, so add it to remaining answer
xxxviii) Since there is no end carry, so add it to remaining answer
xxxix) Since there is no end carry, so add it to remaining answer
xxxx) Since there is no end carry, so add it to remaining answer
xxxxi) Since there is no end carry, so add it to remaining answer
xxxxii) Since there is no end carry, so add it to remaining answer
xxxxiii) Since there is no end carry, so add it to remaining answer
xxxxiv) Since there is no end carry, so add it to remaining answer
xxxxv) Since there is no end carry, so add it to remaining answer
xxxxvi) Since there is no end carry, so add it to remaining answer
xxxxvii) Since there is no end carry, so add it to remaining answer
xxxxviii) Since there is no end carry, so add it to remaining answer
xxxxix) Since there is no end carry, so add it to remaining answer
xxxxx) Since there is no end carry, so add it to remaining answer
xxxxxi) Since there is no end carry, so add it to remaining answer
xxxxxii) Since there is no end carry, so add it to remaining answer
xxxxxiii) Since there is no end carry, so add it to remaining answer
xxxxxiv) Since there is no end carry, so add it to remaining answer
xxxxxv) Since there is no end carry, so add it to remaining answer
xxxxxvi) Since there is no end carry, so add it to remaining answer
xxxxxvii) Since there is no end carry, so add it to remaining answer
xxxxxviii) Since there is no end carry, so add it to remaining answer
xxxxxix) Since there is no end carry, so add it to remaining answer
xxxxx

BOOLEAN ALGEBRA AND LOGIC

CHAPTER 3

66 | A Complete Manual of Logic Circuits
iii) $(957)_{10} - (876)_{10}$
ii) $(1010)_2 - (10100)_2$

Solution:
Here, $(1010)_2 - (10100)_2$
 $M = 01010$
 $S = 10100$
Now, 01010
 $+ 01100$
 10110

Since there is no end carry, answer is $(01010)_2$

ii) $(1010)_2 - (10100)_2$

Here, $(957)_{10} - (876)_{10}$
 $M = (957)_{10} = (1110111101)_2$
 $S = (876)_{10} = (1101101100)_2$
 $2's complement of S = (0010010100)_2$

Since there is no end carry, answer is $(81)_{10}$

i) $(957)_{10} - (876)_{10}$
 $M = (957)_{10} = (1110111101)_2$
 $S = (876)_{10} = (1101101100)_2$
 $2's complement of S = (0010010100)_2$

Same as Q.N. 27. (iii)

iii) Here, $(378)_{BCD} - (256)_{BCD}$

There is end carry, so neglect it and remaining is answer.

Since there is no end carry, answer is $(209)_{10}$

31. Perform $(45)_{10} - (99)_{10}$ using 1's complement.

Solution:
 $M = (45)_{10}$
 $S = (99)_{10}$

10's complement of S = $100 - 99 = 1$

Now, 45
 $+ 1$
 46

Since there is no end carry, answer is $10's complement of given answer$

with negative sign, i.e., $(100 - 46) = -(54)_{10}$

32 Explain in brief about modulo 2 systems.

Solution: See the topic 2.7.

| | | | | | |
|---|---|---|---|---|---|
| * | * | * | * | * | * |
| 3.1 BASIC DEFINITION | | | | | |
| Boolean Algebra, like any other deductive mathematical system, may be defined with a set of elements, a set of operators, and a number of assumptions and postulates. A set of elements means any collection of certain objects, then X denotes X is an object of set S . A binary operator defined on a set S of elements is a rule that assigns to each pair of elements from S a unique element from S . | | | | | |
| The postulates of a mathematical system are based on the basic assumptions, which make possible to deduce the rules, theorems and properties of the system. Various algebraic structures are formulated on the basis of the most common postulates which are described as follows: | | | | | |

3.1.1 Definition of Boolean Algebra

A set is closed with respect to a binary operator if, for every pair of elements of S , the binary operator specifies a rule for obtaining a unique element of S . For example, the set of natural numbers $N = \{1, 2, 3, 4, \dots\}$ is closed with respect to the binary operator plus (+) by the rules of arithmetic addition, since for any $X, Y \in N$ we obtain a unique element $Z \in N$ by the operation $X + Y = Z$. However, note the set of natural numbers is not closed with respect to the binary operator minus (-) by the rules of arithmetic subtraction because for $1 - 2 = -1$ where -1 is not of the set of natural numbers.

However, note the set of natural numbers is not closed with respect to the binary operator multiplication (-) by the rules of arithmetic multiplication because for $1 \cdot 2 = 2$ where 2 is not of the set of natural numbers.

In 1854 George Boole introduced a systematic treatment of logic and developed for this purpose an algebraic system now called Boolean algebra. In 1938 C.E. Shannon demonstrated that the properties of two-valued or bilateral electrical switching circuits can be represented by this algebra. The postulates formed by E.V. Huntington in 1940 are employed called switching algebra and demonstrated that the properties of two-valued or bilateral electrical switching circuits can be represented by this algebra. In 1938 C.E. Shannon developed a two-valued Boolean algebra for the formal definition of Boolean algebra. However, Huntington's postulates are not unique for defining Boolean Algebra and other unique postulates are satisfied for the definition of Boolean Algebra. The following Huntington postulates are satisfied for the definition of Boolean Algebra on a set of elements S together with two binary operators (+) and (-).

Closure with respect to the operator (+)

- (a) Closure with respect to (+) i.e., $A + B = B + A$
- (b) Commutative with respect to (+) i.e., $A \cdot B = B \cdot A$
- (c) Associative with respect to (+) i.e., $A + B + C = A + (B + C)$
- (d) Distributive over (+) i.e., $A \cdot (B + C) = A \cdot B + A \cdot C$
- (e) Identity element for (+) i.e., $A + 0 = 0 + A = A$
- (f) An identity element with respect to (+) is designated by 1
- (g) An identity element with respect to (+) is designated by 0
- (h) An identity element with respect to (+) is designated by 1
- (i) $A \cdot 1 = 1 \cdot A = A$
- (j) $A \cdot B = B \cdot A$
- (k) $A + B = B + A$
- (l) $A \cdot (B \cdot C) = (A \cdot B) \cdot C$
- (m) $(A + B) \cdot C = A \cdot C + B \cdot C$
- (n) $A \cdot (B + C) = A \cdot B + A \cdot C$
- (o) $(A + B) \cdot C = A \cdot C + B \cdot C$
- (p) $A \cdot 0 = 0$
- (q) $A + 1 = 1$
- (r) $A \cdot A = A$
- (s) $A + 0 = 0$
- (t) $A \cdot 1 = 1 \cdot A$
- (u) $A + B = B + A$
- (v) $A \cdot B = B \cdot A$
- (w) $A + B = B + A$
- (x) $A \cdot (B \cdot C) = (A \cdot B) \cdot C$
- (y) $(A + B) \cdot C = A \cdot C + B \cdot C$
- (z) $A \cdot (B + C) = A \cdot B + A \cdot C$

- a) Closure**
- A binary operator \times on a set S is said to be associative whenever $(A \times B) \times C = A \times (B \times C)$ for all $A, B, C \in S$. A binary operator \times on a set S is said to be commutative whenever $A \times B = B \times A$ for all $A, B \in S$. A set S is to have an identity element E with the property, on S , it there exists an element E with respect to a binary operator, such that $A \times E = E \times A = A$ for every $A \in S$. If a set S has the identity element E with respect to a binary operator, there exists an element $B \in S$, which is called the inverse for every $A \in S$ such that $A \times B = E$. Example: In the set of integers I with $E = 0$, the inverse of an element $A \in I$ is $-A$ such that $A + (-A) = 0$. If \times and (\cdot) are two binary operators on a set S , \times is said to be distributive over (\cdot) , whenever $A \times (B \cdot C) = (A \times B) \cdot (A \times C)$. If summarized, for the field of real numbers, the operators and postulates have the following meanings:
- The binary operator (\cdot) defines multiplication.
 - The additive inverse defines subtraction.
 - The additive identity is 0.
 - The binary operators + defines addition.
 - The binary operator \times defines multiplication.
 - The multiplicative inverse of A is $\frac{1}{A}$ defines division.
 - The only distributive law applicable is that of (\cdot) over +
 - The multiplication identity is 1.

- b) Associative law**
- If summarized, for the field of real numbers, the operators and postulates have the following meanings:
- The binary operator (\cdot) defines multiplication.
 - The additive inverse defines subtraction.
 - The additive identity is 0.
 - The binary operators + defines addition.
 - The binary operator \times defines multiplication.
 - The multiplicative inverse of A is $\frac{1}{A}$ defines division.
 - The only distributive law applicable is that of (\cdot) over +
 - The multiplication identity is 1.

- c) Commutative law**
- A binary operator \times on a set S is said to be commutative whenever $A \times B = B \times A$ for all $A, B \in S$. A set S is to have an identity element E with respect to a binary operator, such that $A \times E = E \times A = A$ for every $A \in S$. If a set S has the identity element E with respect to a binary operator, there exists an element $B \in S$, which is called the inverse for every $A \in S$ such that $A \times B = E$. Example: In the set of integers I with $E = 0$, the inverse of an element $A \in I$ is $-A$ such that $A + (-A) = 0$. If \times and (\cdot) are two binary operators on a set S , \times is said to be distributive over (\cdot) , whenever $A \times (B \cdot C) = (A \times B) \cdot (A \times C)$.

- d) Distributive law**
- If summarized, for the field of real numbers, the operators and postulates have the following meanings:
- The binary operator (\cdot) defines multiplication.
 - The additive inverse defines subtraction.
 - The additive identity is 0.
 - The binary operators + defines addition.
 - The binary operator \times defines multiplication.
 - The multiplicative inverse of A is $\frac{1}{A}$ defines division.
 - The only distributive law applicable is that of (\cdot) over +
 - The multiplication identity is 1.

- e) Identity element**
- A set S is to have an identity element E with the property, on S , it there exists an element E with respect to a binary operator, such that $A \times E = E \times A = A$ for every $A \in S$. If a set S has the identity element E with respect to a binary operator, there exists an element $B \in S$, which is called the inverse for every $A \in S$ such that $A \times B = E$. Example: In the set of integers I with $E = 0$, the inverse of an element $A \in I$ is $-A$ such that $A + (-A) = 0$. If \times and (\cdot) are two binary operators on a set S , \times is said to be distributive over (\cdot) , whenever $A \times (B \cdot C) = (A \times B) \cdot (A \times C)$.

- f) Inverse**
- If summarized, for the field of real numbers, the operators and postulates have the following meanings:
- The binary operator (\cdot) defines multiplication.
 - The additive inverse defines subtraction.
 - The additive identity is 0.
 - The binary operators + defines addition.
 - The binary operator \times defines multiplication.
 - The multiplicative inverse of A is $\frac{1}{A}$ defines division.
 - The only distributive law applicable is that of (\cdot) over +
 - The multiplication identity is 1.

| A | B | $A \cdot B$ | $(A \cdot B)^{\prime}$ | A' | B' | $A' + B'$ | $A' + B$ | $A + B'$ | $A + B$ | $A' \cdot B'$ | $A' \cdot B$ | $A \cdot B'$ | $A \cdot B$ |
|---|---|-------------|------------------------|------|------|-----------|----------|----------|---------|---------------|--------------|--------------|-------------|
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |

| Truth Table for four inputs | | | | | | | | | | | | | |
|-----------------------------|---|----------|---|----------|---|---|---|---|---|-------------|---|------------------------|---|
| Inputs | | Output 1 | | Output 2 | | A | | B | | $A \cdot B$ | | $(A \cdot B)^{\prime}$ | |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |


| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | | | | | | |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

| | | | | | | | | | | | | | |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

<tbl_r cells="15" ix="3" maxcspan="1"

3.6 TRISTATE LOGIC OR THREE-STATE LOGIC



Tristate logic gates have three possible output states i.e., logic '1', state, logic '0', state and a high impedance state. The high impedance state is controlled by an external ENABLE input. The high impedance input decides whether the gate is active or in the high impedance state. When controlled by logic '0', state and a high impedance state. The high impedance state is active, it can be '0', or '1', depending upon whether the gate is active or in the high impedance state. When controlled by logic '1', only one of them is enabled at a time.

Figure: Tristate logic




Three state output are implemented in many registers, bus drivers and flip flops in the 7400 and 4000 series as well as in other types, but also internally in many integrated circuits other typical uses are internal and external buses in microprocessors, computer memory and peripherals.



The basic concept of the third state, high impedance is to effectively remove the device's influence from the rest of the circuit. If more than one device is electrically connected to another device, putting an output into the High impedance state is often used to prevent short circuits, or one device driving high (logical 1) against another device driving low (logical 0).

| Enable | In | Out |
|--------|----|--------|
| 1 | 1 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | High Z |
| 0 | 0 | High Z |

Truth Table

Implementation of basic logic gates using only NOR gates





EXAMINATION QUESTION SOLUTIONS

1. Explain the NAND Gate as an universal gate.
 Write short notes in universality of NAND and NOR gate.

OR,
 Discuss the universal property of NAND and realize all the basic gates using NAND gate only.

OR,
 Realize all the basic gates using NOR gate only.

OR,
 Explain the universal property of NOR gate with appropriate logic gates.

Solution: See the topic 3.3.


3. What are the universal gates? Why they are called so?

Solution: See the topic 3.4.

4. Define logic gates.

5. Construct $F = AB + CD$ using universal gates.

Solution:
 $F = AB + CD$
 Using NAND gate only,



[2014/S, 2015/S, 2016/S, 2017/S]

Logic gates are the basic blocks of any digital system. It is an electronic circuit having one or more than one input and only one output. It is idealized or physical device implementing a Boolean function.

[2014/S, 2015/S, 2016/S, 2017/S]

- Solution: See the topic 3.5.
2. State and prove De-Morgan's Theorem.

3. What are the universal gates? Why they are called so?

Solution: See the topic 3.4.

4. Define logic gates.

5. Construct $F = AB + CD$ using universal gates.

Solution:
 $F = AB + CD$
 Using NAND gate only,


[2014/S, 2015/S, 2016/S, 2017/S]

NAND gates and NOR gates are the universal gates. They are so called because any type of gates or logic functions can be implemented by these gates.

[2014/S, 2015/S, 2016/S, 2017/S]

- Solution:
 $F = AB + CD$
 Using NAND gate only,

[2014/S, 2015/S, 2016/S, 2017/S]



- Solution:
 $F = AB + CD$
 Using NAND gate only,

Let, X, Y and Z be three bit inputs. Taking NAND gate as universal gates.

6. Design the three bit EX-OR circuit using only universal gates.

Solution:
 Explain the universal property of NOR gate with appropriate logic gates.

7. State and prove De-Morgan's Theorem.

Solution: See the topic 3.5.

3. What are the universal gates? Why they are called so?

Solution: See the topic 3.4.

4. Define logic gates.

5. Construct $F = AB + CD$ using universal gates.

Solution:
 $F = AB + CD$
 Using NAND gate only,

[2014/S, 2015/S, 2016/S, 2017/S]

NAND gates and NOR gates are the universal gates. They are so called because any type of gates or logic functions can be implemented by these gates.

[2014/S, 2015/S, 2016/S, 2017/S]

- Solution:
 $F = AB + CD$
 Using NAND gate only,

[2014/S, 2015/S, 2016/S, 2017/S]

Logic gates are the basic blocks of any digital system. It is an electronic circuit having one or more than one input and only one output. It is idealized or physical device implementing a Boolean function.

[2014/S, 2015/S, 2016/S, 2017/S]

- Solution:
 $F = AB + CD$
 Using NAND gate only,

[2014/S, 2015/S, 2016/S, 2017/S]

8. Define positive and negative logic system. [2014/S]

Solution: In positive logic systems, high voltage is associated with a logic 1 and a low voltage with a logic 0.




Figure: Positive logic

In negative logic systems, a high voltage is associated with a logic 0 and a low voltage with a logic 1.





Figure: Negative logic

In most cases, we will assume positive logic. The AND gate positive logic will not behave as AND gate in negative logic.

9. Write short notes on Tri-state logic. [2011/F]

10. Compare and contrast XOR and XNOR gate. [2017/F]


Solution: See the topic 3.3 D and 3.3 E.



$$Y = \overline{AB} + \overline{A}\overline{B}$$

of X-NOR gate is actually X-NOR followed by NOT gate. So, give the output of X-NOR gate to a NOT gate, overall output is that of an X-NOR gate.


Figure: X-NOR gate using only NAND gates.



Solution:



Using NOR gate only.



Hence, output is $X \oplus Y \oplus Z$ i.e., three bit X-NOR gate.

$$\begin{aligned} &= X \oplus Y \oplus Z \\ &= (\overline{X} \oplus Y) \cdot Z + (X \oplus \overline{Y}) \cdot \overline{Z} \\ &= ((\overline{X} \oplus Y) + Z) + ((X \oplus \overline{Y}) + \overline{Z}) \\ &= ((\overline{X} \oplus Y) + Z) \cdot ((X \oplus \overline{Y}) + \overline{Z}) \\ &= (\overline{X} \oplus Y) \cdot Z + (X \oplus \overline{Y}) \cdot \overline{Z} \\ &= (\overline{X} \oplus Y) \cdot Z + (\overline{X} \oplus Y) \cdot \overline{Z} \\ &= (\overline{X} \oplus Y) \cdot (Z + \overline{Z}) \\ &= (\overline{X} \oplus Y) \cdot 1 \\ &= \overline{X} \oplus Y \end{aligned}$$

ADDITIONAL QUESTIONS SOLUTIONS

88 | A Complete Manual of Logic Circuits Chapter 3 | 27

| x | y | z | $x + y$ | $x + y + z$ | $(x + y)z$ | $x(y + z)$ | $x(y + z) + yz$ | $(xy + x)z$ | $(xy + x)z + xy$ | $(xy + x)(y + z)$ | $(xy + x)(y + z) + xy$ | $(xy + x)(y + z) + xy + xy$ | $(xy + x)(y + z) + xy + xy = (xy + x)y + xy$ | $(xy + x)y + xy = xy(y + x) = xy + xy$ | $xy + xy = 2xy = 0$ |
|---|---|---|---------|-------------|------------|------------|-----------------|-------------|------------------|-------------------|------------------------|-----------------------------|--|--|---------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

$$(z + x)(y + x) = (zy + x)$$

| x | y | z | $x + yz$ | $x + y$ | $x + yz + y$ | $(x + y)z$ | $(x + y)z + y$ | $(x + y)(y + z)$ | $(x + y)(y + z) + y$ | $(x + y)(y + z) + y + y$ | $(x + y)(y + z) + y + y = (x + y)y + y$ | $(x + y)y + y = xy + y = y$ | $y = y$ |
|---|---|---|----------|---------|--------------|------------|----------------|------------------|----------------------|--------------------------|---|-----------------------------|---------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

$$\text{Hence, } (xyz)' = x' + y' + z'$$

| x | y | z | $x'yz'$ | $(xy)'z$ | $x'y'z$ | $x'y'z + x'yz'$ | $x'y'z + (xy)'z$ | $x'y'z + xy'z$ | $x'y'z + xy'z + xy'z$ | $x'y'z + xy'z + xy'z + xy'z$ | $x'y'z + xy'z + xy'z + xy'z = (x'y'z) + (xy'z) + (xy'z) + (xy'z)$ | $(x'y'z) + (xy'z) + (xy'z) + (xy'z) = (x'y + xy')z + (xy' + xy')z$ | $(x'y + xy')z + (xy' + xy')z = x'y + xy' + x'y + xy' = x'y + xy' = (x + y)z$ |
|---|---|---|---------|----------|---------|-----------------|------------------|----------------|-----------------------|------------------------------|---|--|--|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

$$x + (y + z) = (x + y) + z$$

| x | y | z | $x + yz$ | $(xy)'z$ | $x'y'z$ | $x'y'z + x'yz'$ | $x'y'z + (xy)'z$ | $x'y'z + xy'z$ | $x'y'z + xy'z + xy'z$ | $x'y'z + xy'z + xy'z + xy'z$ | $x'y'z + xy'z + xy'z + xy'z = (x'y'z) + (xy'z) + (xy'z) + (xy'z)$ | $(x'y'z) + (xy'z) + (xy'z) + (xy'z) = (x'y + xy')z + (xy' + xy')z$ | $(x'y + xy')z + (xy' + xy')z = x'y + xy' + x'y + xy' = x'y + xy' = (x + y)z$ |
|---|---|---|----------|----------|---------|-----------------|------------------|----------------|-----------------------|------------------------------|---|--|--|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |

$$\text{Second distributive law: } x + yz = (x + y)(x + z)$$

$$\text{De Morgan's theorem for three variables: } (xyz)' = x'y'z' + x'yz' + xy'z' + xy'z$$

$$x + (y + z) = (x + y) + z$$

| | | | |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |

| | | | |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |

| | | | |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |

NOR (Negative logic)

NAND (Positive logic)

Gate and vice-versa.

5. Show that a positive logic NAND gate is a negative logic NOR

$$\text{Dual of } \underline{x}y + \underline{x}\bar{y} = (\underline{x} + \bar{y}) = (x + \bar{y}) = (x + y)$$

$$x\underline{y} = \underline{x}y \text{ and } (\underline{x}y) = (x + y)$$

Solution:

4. Show that the dual of the exclusive OR is equal to its complement

$$x\underline{y} + (\underline{x}y) = (x\underline{y} + \underline{x}y) + (\underline{x}y + \underline{x}y)$$

$$= x\underline{y} + \underline{x}y + \underline{x}y + \underline{x}y$$

$$Z = \bar{Z} = \bar{A} \cdot \bar{B} = \bar{A} + \bar{B} = A + B$$


Taking again complement,

$$Z = \bar{A} + \bar{B} = \bar{A} \cdot \bar{B}$$

Let, $Z = A + B$

Solution:

8. Implement OR gate with AND gate and NOT gate.



$$Z = \bar{Z} = \bar{A} + \bar{B} = \bar{A} \cdot \bar{B} = A \cdot B$$


Taking again complement,

$$Z = \bar{A} \cdot \bar{B} = \bar{A} + \bar{B}$$

Let, $Z = A \cdot B$


Solution:

7. Implement AND gate with OR and NOT gates.



6. Implement XOR gate using only NOR gates only.

| Gate | X | Y | Z |
|-----------------------|---|---|---|
| NOR (Positive logic) | 0 | 0 | 0 |
| NAND (Negative logic) | 0 | 1 | 1 |
| X | 0 | 0 | 0 |
| Y | 0 | 1 | 1 |
| Z | 1 | 1 | 0 |




$$\begin{aligned} Z &= \bar{A} \oplus B \\ &= \bar{A} \cdot \bar{B} + A \cdot B \\ &= \bar{A} \cdot \bar{B} + A \cdot \bar{B} \\ &= \bar{A} \cdot B + A \cdot \bar{B} \\ &= A \cdot B + \bar{A} \cdot \bar{B} \\ &= \text{EX-NOR} \end{aligned}$$

Solution:

An EX-NOR gate is represented as,

$$\begin{aligned} Z &= \bar{A} \cdot \bar{B} + A \cdot B \\ &= A \cdot B + \bar{A} \cdot \bar{B} \\ &= \text{EX-NOR} \end{aligned}$$


10. How can exclusive NOR gate can be obtained using NAND gates only?



$$\begin{aligned} Z &= \bar{A} \cdot \bar{B} \cdot \bar{A} \cdot \bar{B} \\ &= A \cdot \bar{A} \cdot B \cdot \bar{B} = A \cdot (A + B) + B \cdot (\bar{A} + \bar{B}) \\ &= (A + B) (\bar{A} + \bar{B}) = A \cdot B + \bar{A} \cdot \bar{B} = A \oplus B \end{aligned}$$

Solution:

Design EX-OR gate using only NAND gate.



$$\begin{aligned} Z &= \bar{A} + \bar{B} \\ &= \bar{A} \cdot \bar{B} \\ &= A \oplus B \end{aligned}$$

$$\begin{aligned}
 A + \overline{AB} &= (A + AB) + \overline{AB} \\
 &= AA + AB + \overline{AB} \\
 &= A \cdot A + A \cdot B + \overline{A} \cdot B \\
 &= A \cdot (A + B) + \overline{A} \cdot B \\
 &= A \cdot (A + \overline{A}) + \overline{A} \cdot B \\
 &= A \cdot 1 + \overline{A} \cdot B \\
 &= A + \overline{A} \cdot B
 \end{aligned}$$

Simplify the following and realize it using NOR gates only.

$$= \underline{AB} + ABC + \underline{ABC} \quad [\because D + \underline{D} = 1]$$

$$= \underline{AB} + AB\underline{C} + \underline{ABC} = \underline{AB} + AB = A(\underline{B} + B) = A$$

$$\text{Simplify, } f = A \cdot B + ABC + \underline{AB} + \underline{ABC}$$

$$f = AB + ABC + \overline{A}B + \overline{A}\overline{B}C = AB + \overline{A}B + ABC + A\overline{B}C$$

Boolean Algebra and Logic Gates - Chapter 3 | Page

$$(z+1)\bar{A} + x =$$

$$z\bar{A} + \bar{A} + x =$$

Solution:

$$= (AB \cdot$$

$$= \overline{ABC}$$

Solution:

$$= AB \cdot F$$

Solutions:

$$= \underline{A}(B \oplus C) + A$$

BO

A diagram consisting of a short vertical line segment on the right side of the page. To its left, a curved line segment descends from the top towards the vertical line, ending at a point where it meets the vertical line. The vertical line is labeled with a lowercase 'x' near its top.

142

A Complete Manual of Logic Circuits

卷之三

սրբագույն աշխարհություն

$$= [ABC + CD + ABD]$$

$$= ABC + BCD + CDA + CAB$$

Prove the following identity:

$$AB + A + AB \equiv A + B + A + AB$$

Answers

Solutions:

$$(G \oplus C)_M : (C \oplus B)_M =$$

卷之三

11

卷之三

24. Prove the following identity $\underline{AB} + \underline{A} + AB = 0$

Here:

Solution:

25. Simplify $\underline{AB}\underline{CD} + \underline{A}\underline{BD} + \underline{BCD} + \underline{AB} + \underline{BC}$

Here:

Solution:

26. Simplify $f(A, B, C, D) = (AB + C + D)(C + D)(C + D + E)$

Here:

Solution:

27. Implement following expression with XOR and AND gate

$F = \underline{ABC}\underline{D} + \underline{ABC}\underline{D} + \underline{ABC}\underline{D} + \underline{ABC}\underline{D}$

Here:

Solution:

$F = \underline{ABC}\underline{D} + \underline{ABC}\underline{D} + \underline{ABC}\underline{D} + \underline{ABC}\underline{D}$

$= \underline{ABC}(\underline{CD} + \underline{CD}) + \underline{ABC}(\underline{CD} + \underline{CD})$

$= (\underline{ABC} + \underline{ABC})(\underline{CD} + \underline{CD})$

$= [\underline{ABC}][\underline{CD}]$

$= (AB + \underline{AB})(CD + \underline{CD})$

$= AB(CD + \underline{CD}) + \underline{AB}(CD + \underline{CD})$

$= AB + \underline{AB}$

$= A$

| | |
|--|-----------|
| 4.1 VENN DIAGRAM | 109 |
| 4.2 Karnaugh Maps Up to Five Variables | 96 |
| 4.3 Canonical and Standard Forms | 103 |
| 4.3.1 Minterm | 104 |
| 4.3.2 Maxterm | 105 |
| 4.4 Don't Care Conditions | 107 |
| 4.5 Logic Gates Implementation | 109 |
| *** * *** | |
| 104 | |
| 105 | |
| 107 | |
| 109 | |

SIMPLIFICATION OF BOOLEAN FUNCTION

CHAPTER 4

FUNGTION

SIMPLIFICATION OF BOOLEAN





Figure: Venn diagram for two variables



42 KARNAUGH MAPS UPTO FIVE VARIABLES

The map method, first proposed by Veitch and slightly improved by Karnaugh, provides a simple, straightforward procedure for simplification of Boolean functions. The map is a diagram consisting of manipulated squares of squares. For a variable on a Karnaugh map consisting of numbers of squares, each square or cell represents one of the minimum squares of squares. Each square map there are squares of squares as shown in figure below:

A
A

m₄
m₀

m₅
m₁

m₆
m₂

m₇
m₃

BC
B̄C

BC̄
B̄C̄

BC̄
B̄C̄

BC
B̄C

A
A

Since a two variable system can form four minterms, the map consists of four cells-one for each minterm. The map has been redrawn below to show the relationship between the squares and the two variables A and B. Since a two variable system can form four minterms, the map consists of four cells-one for each minterm. The map has been redrawn below to show the relationship between the squares and the two variables A and B.

B. Three variable Karnaugh maps

$$F = A + B$$

| | | |
|---|---|---|
| | 1 | 1 |
| A | | |

B
B̄

So, the squares corresponding to \underline{AB} , \underline{AB} and AB are marked with 1 as shown in figure below:

$$= \underline{AB} + \underline{AB} + AB$$

$$= AB + \underline{AB} + AB + \underline{AB}$$

$$A + B = A(B + \underline{B}) + B(A + \underline{A})$$

Similarly, the function $A + B$ has three minterms of \underline{AB} , \underline{AB} and AB as,

$$F = AB$$

| | | |
|---|---|--|
| | 1 | |
| A | | |

B
B̄

In the first row, the variable A is complemented, in the second row A is uncomplemented, in the first column variable B is uncomplemented. The second column B is uncomplemented. The two variable K-map is a simple way to represent any of the Boolean functions of two variables, the useful way to represent any of the Boolean functions belonging to a certain function.

As an example, the function AB has been shown in figure below. Since squares are marked with 1 whose minterms belong to a certain function.

In the first row, the variable A is complemented, in the second row A is uncomplemented, in the first column variable B is uncomplemented. The second column B is uncomplemented. The two variable K-map is a simple way to represent any of the Boolean functions of two variables, the useful way to represent any of the Boolean functions belonging to a certain function.

| | | |
|---|----|----|
| | AB | AB |
| A | | |

B
B̄

Since a two variable system can form four minterms, the map consists of four cells-one for each minterm. The map has been redrawn below to show the relationship between the squares and the two variables A and B.

It is possible to demonstrate eight distinct areas available for variables in a Venn diagram. The method is called Veitch diagram or Karnaugh map, which may be regarded either as a truth table or as an extension of the Venn diagram.

The Karnaugh map provides a systematic method for simplifying manipulation of a Boolean expression. The map is a diagram consisting of squares of squares. Each square on a Karnaugh map consists of variables of squares. For a variable on a Karnaugh map consisting of numbers of squares, each square or cell represents one of the minterms. Since any Boolean function can be expressed as a sum of minterms, it is also possible to drive alternative algebraic expressions or simply area enclosed by those squares whose minterms appear in the function expressed in a standard form and the simplest algebraic expression consists of a sum of products or product of sums can be selected. Not that the expression is not necessarily unique.

A two variable Karnaugh map is shown in figure below.

| | | |
|---|----------------|----------------|
| A | m ₂ | m ₃ |
| A | m ₀ | m ₁ |

| | | |
|---|----------------|----------------|
| B | m ₂ | m ₃ |
| B | m ₀ | m ₁ |

| | | |
|---|----------------|----------------|
| A | m ₂ | m ₃ |
| A | m ₀ | m ₁ |

| | | |
|---|----------------|----------------|
| B | m ₂ | m ₃ |
| B | m ₀ | m ₁ |

containing of 16 minterms as shown in figure below.

Similar to the method used for two variable K-map may be constructed with 16 squares maps, four variable K-map may be combined with other group of groups.

C. Four-Dariable Karnaugh maps

Note that squares that are already considered in one group can be combined with other group of groups.

Expression of the given function is $F = C + A \bar{B}$

Again two adjacent squares comprising the minterms \underline{ABC} and \underline{ABC} can be combined to produce the reduced form $A \bar{B}$. So, the final simplified expression of the given function is $F = C + A \bar{B}$

The four adjacent squares comprising the minterms $\underline{A} \underline{B} \underline{C}$, $\underline{A} \underline{B} \underline{C}$ and $\underline{A} \underline{B} \underline{C}$ can be combined. Therefore, these variable can be removed to form the complemented. A and B are changing their forms from uncomplemented to and ABC can be combined. Here, it may observe that two of the variables and ABC can be combined. Now, the reduced term of $\underline{ABC} + \underline{ABC}$ is \underline{AB} , as C is the variable which changes its form.

| | | | | |
|-------------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| A | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $\underline{B} \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |

Solution:

The K-map is shown below:

Simplify the expression $F = \underline{ABC} + \underline{ABC} + \underline{ABC} + \underline{ABC}$

Example 3

It is possible to combine four adjacent squares consisting of 1's in the process of simplification of Boolean functions.

NOTE:

Thus, $F = BC + AC$

by applying the Boolean Algebra, $A \underline{B} \underline{C} + A \underline{B} \underline{C} = A \underline{C} (B + B) = A \underline{C}$

these two minterms, we get the reduced term $A \underline{C}$. This can be confirmed by applying the Boolean Algebra, $A \underline{B} \underline{C} + A \underline{B} \underline{C} = A \underline{C} (B + B) = A \underline{C}$

variable is changing its form, from uncomplemented. After combining minterms can be combined to produce a reduced term. Here the B column and last column of the same second row. Note that these 1's or produce the simplified term BC . The other two 1's are placed at the first In the third column, two adjacent squares are grouped together to

| | | | | |
|-------------------------------|--------------------------|--------------------------|--------------------------|--------------------------|
| A | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $\underline{B} \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |

The K-map for this expression is,

Solution:

Similarly, the expression $F = \underline{ABC} + \underline{ABC} + \underline{ABC} + \underline{ABC}$

Now as further simplification is not possible for this particular Boolean function, The simplified sum of the products of the function can be written as, $F = \underline{AB} + \underline{AB}$.

| | | | |
|-------------------------------|--------------------------|--------------------------|--------------------------|
| A | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $\underline{B} \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |

Similarly, form the second row, $\underline{ABC} + \underline{ABC}$ can be simplified to

Now, the first row and \underline{ABC} and \underline{ABC} are grouped together. From the first row, the reduced term of $\underline{ABC} + \underline{ABC}$ is \underline{AB} , as C is the variable which changes its form.

Now two 1's of adjacent squares are grouped together. As in the figure, \underline{ABC} and \underline{ABC} are grouped together. According to the minterms of the function. Now two 1's are placed at the squares that a three-variable K-map is drawn and 1's are placed at the squares

Similarly the Boolean function $F = \underline{ABC} + \underline{ABC} + \underline{ABC} + \underline{ABC}$

Example 1

| | | | |
|-------------------------------|--------------------------|--------------------------|--------------------------|
| m_0 | m_1 | m_2 | m_3 |
| $\underline{B} \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |

A A

| | | | |
|-----------------|--------------------------|--------------------------|--------------------------|
| m_0 | m_1 | m_2 | m_3 |
| \underline{C} | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| C | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| C | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |

Figure below demonstrates where variable A is along columns and variables B and C are along the rows. Corresponding minterms are shown in figures.

The three-variable K-map can be constructed in other ways too. If variable C is assigned to the rows and variables A and B are assigned along the columns, then the simplified expression will be $BC + \underline{AC}$.

| | | | |
|-------------------------------|--------------------------|--------------------------|--------------------------|
| A | \underline{ABC} | ABC | ABC |
| $\underline{B} \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |
| $B \underline{C}$ | <input type="checkbox"/> | <input type="checkbox"/> | <input type="checkbox"/> |

Figure below shows the relationship between the squares and variables. Two rows are assigned to A and A and four columns to $\underline{B} \underline{C}$, $B \underline{C}$, $B \underline{C}$ and BC and BC.

From the figure, it can be seen that four pairs can be formed. The simplified expression may be written as, $F = \overline{ACD} + \overline{ABC} + \overline{ACD} + \overline{ABC}$. Note that the reduced expression is not a unique one, because if pairs are formed in different ways, the simplified expression will be different. Both expressions are logically correct.

$$F = \overline{ACD} + \overline{ABC} + \overline{ABD} + \overline{ABC}$$

| \overline{CD} | CD | CD | CD |
|-----------------|------|------|------|
| \overline{AB} | 1 | 1 | 1 |
| AB | 1 | 1 | 1 |
| \overline{CD} | 1 | 1 | 1 |

The K-map for above expression is shown below,

$$\text{Simplify the expression } F(A, B, C, D) = m_7 + m_9 + m_{10} + m_{11} + m_{12} + m_{13} + m_4 + m_5$$

Example 5

Different four variable K-map can be redrawn if the variables are assigned on another way.

| \overline{CD} | CD | CD | CD |
|-----------------|------|------|------|
| \overline{AB} | 1 | 1 | 1 |
| AB | 1 | 1 | 1 |
| \overline{CD} | 1 | 1 | 1 |

The same is drawn below to show the relationship with the four variables.

| \overline{AB} | AB | \overline{AB} | AB |
|------------------|------------------|------------------|------------------|
| \overline{ABC} | \overline{ABC} | \overline{ABC} | \overline{ABC} |
| ABC | ABC | ABC | ABC |
| \overline{AB} | 1 | 1 | 1 |

The minimization of four variable Boolean functions using K-map similar to the method used to minimize three variable functions. The four or eight adjacent squares can be combined to reduce the number of literals in a function. The squares of the top and bottom rows as well as left-most and right-most columns may be combined.

Simplify the expression $F(A, B, C, D) = m_1 + m_5 + m_{10} + m_{11} + m_2 + m_3 + m_4 + m_6 + m_7 + m_8 + m_9 + m_{12} + m_{13}$.

Example 4

The K-map for above expression is,

| \overline{CD} | CD | CD | CD |
|-----------------|------|------|------|
| \overline{AB} | 1 | 1 | 1 |
| AB | 1 | 1 | 1 |
| \overline{CD} | 1 | 1 | 1 |

To form a K-map for a logical expression, the function is to be expanded to either canonical SOP form or canonical POS form. The canonical SOP form for the above expression can be obtained as,

Solution:

To form a K-map for a logical expression, the function is to be expanded to either canonical SOP form or canonical POS form. The canonical SOP form for the above expression can be obtained as,

Example 6

Solution:

Plot the logical expression, $F(A, B, C, D) = ABCD + \overline{ABC} + AB$ on a four variable K-map obtain the simplified expression.

| \overline{CD} | CD | CD | CD |
|-----------------|------|------|------|
| \overline{AB} | 1 | 1 | 1 |
| AB | 1 | 1 | 1 |
| \overline{CD} | 1 | 1 | 1 |

The K-map for above expression is shown below,

Given function is, $F = AB + AD + AC + BCD$. Three quads and one pair are formed. The simplified expression of the

Example 5

Solution:

Plot the logical expression, $F(A, B, C, D) = ABCD + \overline{ABC} + AB$ on a four variable K-map obtain the simplified expression.

The K-map for the above expression is shown below,

$$= \overline{ABC} + \overline{ABD} + \overline{BCD} + \overline{BCD} + \overline{ABC} + \overline{ABC}$$

| | | | | |
|-----------------|---|---|---|---|
| \overline{AB} | 1 | | | |
| \overline{AB} | 1 | 1 | 1 | 1 |
| \overline{CD} | | | | |
| \overline{CD} | | | | |
| \overline{CD} | | | | |

| | | | | |
|------------|---|---|---|---|
| $W\bar{X}$ | | | | |
| $W\bar{X}$ | 1 | 1 | 1 | 1 |
| $W\bar{X}$ | | | | |
| $W\bar{X}$ | | | | |
| $W\bar{X}$ | | | | |

The K-map for above expression is,

Example 7

Simplify $F(W, X, Y, Z) = \Sigma(3, 4, 5, 7, 9, 13, 14, 15)$

Solution:

Four pairs are formed. It may be noted that one quad can also be formed by the pairs which are essential. The quad are also covered by the pairs which are redundant as the squares contained by the quad are also redundant in the expression.

Karnaugh maps with more than five variable are not simple to use but it is redundant as the squares contained by the quad are also covered by the pairs which are redundant. The simplified expression is,

$$F = \overline{WXY} + \overline{WYZ} + \overline{WXY} + \overline{WYZ}$$

| \overline{AB} |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| m_0 | m_1 | m_2 | m_3 | m_4 | m_5 | m_6 | m_7 |
| m_8 | m_9 | m_{10} | m_{11} | m_{12} | m_{13} | m_{14} | m_{15} |
| m_{16} | m_{17} | m_{18} | m_{19} | m_{20} | m_{21} | m_{22} | m_{23} |
| m_{24} | m_{25} | m_{26} | m_{27} | m_{28} | m_{29} | m_{30} | m_{31} |
| m_{32} | m_{33} | m_{34} | m_{35} | m_{36} | m_{37} | m_{38} | m_{39} |
| m_{40} | m_{41} | m_{42} | m_{43} | m_{44} | m_{45} | m_{46} | m_{47} |
| m_{48} | m_{49} | m_{50} | m_{51} | m_{52} | m_{53} | m_{54} | m_{55} |

Figure below demonstrate five variables Karnaugh maps if the variables are assigned in different ways. The five variable K-maps have

The standard form of the Boolean function is when it is expressed in sum of products or product of the sum terms. The example stated above like $Y = AB + BC + AC$ is standard form.

Standard form

example, $Y = (A + B + C)(A + B + C)(A + B + C)$ are POS expressions. The logical product of two or more logical sum terms is called a product of sums expression. It is an AND operation on OR operated variables. For example, $Y = AB + BC + AC$ are sum of products.

2. Product of sums (POS)

The logical sum of two or more logical product term is referred to as a sum of product expression. It is basically an OR operation on AND sum of products. An arbitrary logic function can be expressed in terms of following forms:

- i) Sum of the products (SOP)
- ii) Product of the sums (POS)
- iii) Product of min terms (POM)

Logical functions are generally expressed in terms of different combinations of logical variables with their true form as well as the complementary forms. An arbitrary logic function can be expressed in terms of following forms:

4.3 CANONICAL AND STANDARD FORMS

| | | | | | | | |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| \overline{ABC} |
| m_0 | m_1 | m_2 | m_3 | m_4 | m_5 | m_6 | m_7 |
| m_8 | m_9 | m_{10} | m_{11} | m_{12} | m_{13} | m_{14} | m_{15} |
| m_{16} | m_{17} | m_{18} | m_{19} | m_{20} | m_{21} | m_{22} | m_{23} |
| m_{24} | m_{25} | m_{26} | m_{27} | m_{28} | m_{29} | m_{30} | m_{31} |
| m_{32} | m_{33} | m_{34} | m_{35} | m_{36} | m_{37} | m_{38} | m_{39} |
| m_{40} | m_{41} | m_{42} | m_{43} | m_{44} | m_{45} | m_{46} | m_{47} |
| m_{48} | m_{49} | m_{50} | m_{51} | m_{52} | m_{53} | m_{54} | m_{55} |

| | | | | | | | |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| \overline{AB} |
| m_0 | m_1 | m_2 | m_3 | m_4 | m_5 | m_6 | m_7 |
| m_8 | m_9 | m_{10} | m_{11} | m_{12} | m_{13} | m_{14} | m_{15} |
| m_{16} | m_{17} | m_{18} | m_{19} | m_{20} | m_{21} | m_{22} | m_{23} |
| m_{24} | m_{25} | m_{26} | m_{27} | m_{28} | m_{29} | m_{30} | m_{31} |
| m_{32} | m_{33} | m_{34} | m_{35} | m_{36} | m_{37} | m_{38} | m_{39} |
| m_{40} | m_{41} | m_{42} | m_{43} | m_{44} | m_{45} | m_{46} | m_{47} |
| m_{48} | m_{49} | m_{50} | m_{51} | m_{52} | m_{53} | m_{54} | m_{55} |

Properties similar to the two, three or four variable K-map described earlier, adjacent squares can be grouped together.

$$= ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD$$

$$= \Sigma(8, 10, 11, 12, 13, 14, 15)$$

so, $F = \overline{A(C + \overline{D})}(\overline{B} + C)$

The simplified Boolean expression for the function is $F = A + \overline{CD} + \overline{BC}$

| \overline{CD} | \overline{CD} | CD | CD |
|-----------------|-----------------|------|------|
| \overline{AB} | X | 0 | X |
| AB | 0 | 0 | X |
| \overline{AB} | 0 | 0 | |

To derive the POS expression, the 0s of the K-map are considered as,

Solution:

Using the karnaugh map method, obtain the minimal product of the sum expression for the function, $F(A, B, C, D) = \overline{C}(0, 2, 3, 6, 7) + \overline{D}(8, 10, 11, 15)$

Example 13

The simplified Boolean expression for the function is $F = \overline{AC} + \overline{BD}$

| \overline{CD} | \overline{CD} | CD | CD |
|-----------------|-----------------|------|------|
| \overline{AB} | X | X | |
| AB | | X | |
| \overline{AB} | | 1 | 1 |

The K-map for the above function is,

Solution:

$F(A, B, C, D) = \overline{C}(0, 2, 3, 6, 7) + \overline{D}(8, 10, 11, 15)$

Example 12

Using the K-map method obtain the minimal sum of the products expression for the function.

In the K-map, the minterm m_0 and m_2 , $\overline{ABC}D$ and $A\overline{BC}D$ are the don't care terms which have been assumed as 1's while making a quad.

| \overline{CD} | \overline{CD} | CD | CD |
|-----------------|-----------------|------|------|
| \overline{AB} | | 1 | |
| AB | X | 1 | |
| \overline{AB} | | 1 | X |

The K-map for the above function is,

Solution:

Implicated SOP expression of above function can be written as, $F = \overline{AB} + \overline{CD}$




Figure: Three ways to implement $F = AB + CD + E$

Figure: NAND-NAND

Figure: NOR-NOR

Figure: Inverter

in (b) which in turn is equivalent to the diagram in (a).

It is possible to remove this inverter and apply it directly to the input of the second level NAND gate. The diagram in (c) is equivalent to the one conventional symbol.

The one input NAND gate is redrawn with the conventional symbols.

equivalent. In figure (c) the output NAND gate is redrawn with the

second level OR gate.

The figure (a) and figure (b) implement the same function and are

equivalent.

The second level OR symbol is equivalent to the diagram in (a).

invert variable E is complemented and applied to

invert OR symbol. The single variable E is complemented and applied to

invert variable E is complemented and applied to

Figure: (b) NAND-NAND





Figure: (a) OR-AND



The rule for obtaining the NOR logic diagram from a Boolean function can be derived from this transformation.

$$F = (A + B)(C + D)$$





Figure: (c) NOR-NOR

To obtain the simplified product of sums expression for the complement of the function, combine the 0's in the map and then complement the function. To obtain the simplified product of sums expression for the complement of the function, it is necessary to combine the 0's in the map and then complement the function. To obtain the simplified product of sums expression for the complement of the function, it is necessary to combine the 0's in the map and then complement the function.

$$\text{or, } F = (C'D)'A'(BC)'$$

$$\therefore F = (C + D)A'(B' + C)$$

Figure: NAND-NAND equivalent logic of F

4. Use K-map to simplify the given Boolean function in POS and implement the simplified function using NOR gate only. [2012/S]

$$F(A, B, C, D) = \Sigma(1, 3, 8, 9, 12, 13, 14, 15)$$

$$d(A, B, C, D) = \Sigma(2, 7, 10)$$

Solution:

$$F(A, B, C, D) = \Sigma(1, 3, 8, 9, 12, 13, 14, 15)$$

$$d(A, B, C, D) = \Sigma(2, 7, 10)$$

map

| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | 00 | 1 | 1 | X |
| | | 01 | 0 | 0 | X | 0 |
| | | 11 | 1 | 1 | 1 | 1 |
| | | 10 | 1 | 1 | 0 | X |

First, take the simplified function with 0's in map. This gives complement of function in sum of product. Then if we complement that function, we get the required function in POS.

From K-map,

$$\bar{F} = \bar{A}\bar{C}\bar{D} + \bar{A}\bar{B} + A\bar{B}\bar{C}$$

$$\begin{aligned} \text{Now, } F &= (\bar{F})' = (A'C'D' + A'B + AB'C)' \\ &= (A'C'D')' (A'B)' (AB'C) \text{ (DeMorgan's law)} \\ &= [(A')' + (C')' + (D')'] [(A')' + B'] [A' + (B')' + (C')'] \\ &= (A + C + D) (A + \bar{B}) (\bar{A} + B + C) \end{aligned}$$





Figure: Basic Implementation

Figure: NOR-NOR implementation of function F

5. Simplify the following Boolean function

$F(W, X, Y, Z) = \Sigma(1, 6, 7, 8, 11, 13)$, $d(W, X, Y, Z) = \Sigma(0, 2, 3, 4, 10, 12)$
and then implement the function using NOR gates only. [2012/F]

Solution:

$$F(W, X, Y, Z) = \Sigma(1, 6, 7, 8, 11, 13)$$




$$d(W, X, Y, Z) = \Sigma(0, 2, 3, 4, 10, 12)$$

K-map

| WX | YZ | 01 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| 00 | X | | 1 | X | X |
| 01 | X | | | 1 | 1 |
| 11 | X | 1 | | | |
| 10 | 1 | | 1 | X | |

From Table,

$$F = \bar{W}\bar{X} + \bar{X}\bar{Z} + \bar{W}Y + WXY$$



6. Reduce the given expression in minimum number of literals using Boolean algebra and derive the truth table and implement in NAND logic $A + B[AC + B[AC + (B + C)D]]$

Solution:

$$\begin{aligned}
 F &= A + B[AC + B[AC + (B + C)D]] \\
 &= A + B[AC + B[AC + BD + \bar{C}D]] \quad [\because (x(y+z) = xy + xz)] \\
 &= A + B[AC + ABC + B(BD + \bar{C}D)] \\
 &= A + B[AC + ABC + BD + \bar{C}D] \quad [\because x \cdot x = x] \\
 &= A + B[AC(1+B) + BD(1+\bar{C})] \\
 &= A + B[AC + BD] \quad [\because 1+x = 1 \text{ and } 1 \cdot x = x] \\
 &= A + ABC + BD \\
 &= A(1+BC) + BD \quad [\because 1+x = 1] \\
 F &= A + BD
 \end{aligned}$$

Truth Table:

Here C is don't care condition

$$F = A + BD$$

| A | B | C | D | $F = A + BD$ |
|---|---|---|---|--------------|
| 0 | 0 | X | 0 | 0 |
| 0 | 0 | X | 1 | 0 |
| 0 | 1 | X | 0 | 0 |
| 0 | 1 | X | 1 | 1 |
| 1 | 0 | X | 0 | 1 |
| 1 | 0 | X | 1 | 1 |
| 1 | 1 | X | 0 | 1 |
| 1 | 1 | X | 1 | 1 |

Now, Implementation in NAND gate only




Figure: NAND implementation of function F

A logic circuit implements the following Boolean function $F = \bar{A}C + \bar{A}\bar{C}\bar{D}$. It is found that the circuit input combination $A = C = 1$ can never occur. Using k-map with proper don't care conditions find a simplified expression and implement it using NAND gates only. [2013/S]

Solution:

$$F = \bar{A}C + A\bar{C}\bar{D} \quad d = AC$$

Expressing these terms in minterms,

$$F = \bar{A}C(D + \bar{D}) + A\bar{C}\bar{D} = \bar{A}CD + \bar{A}C\bar{D} + A\bar{C}\bar{D}$$

$$\text{and, } d = AC(D + \bar{D}) = ACD + AC\bar{D}$$

The 3-variable k-map is,

| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | A | 0 | | | |
| | | 0 | | | 1 | 1 |
| | | 1 | 1 | 0 | X | X |

From K-map

$$F = A\bar{D} + C$$





Figure: NAND gates implementation of F

8. Design a logic circuit to implement the Boolean function. [2013/F]
 $F(A, B, C, D) = \Sigma(1, 3, 7, 11, 15)$
 $D(A, B, C, D) = \Sigma(0, 2, 5)$ in the terms of

- (i) Sum of products (ii) Implement with NAND-NAND gate only

Solution:

$$F(A, B, C, D) = \Sigma(1, 3, 7, 11, 15), \quad D(A, B, C, D) = \Sigma(0, 2, 5)$$


K-map


| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | A | 00 | 01 | 11 | 10 |
| | | 00 | X | 1 | 1 | X |
| | | 01 | | X | 1 | |
| | | 11 | | | 1 | |
| | | 10 | | | 1 | |

$$\therefore F = \bar{A}\bar{B} + CD$$

i) Sum of minterms, $F = \bar{A}\bar{B} + CD$

ii) Implementation using only NAND gate.





9. What is don't care condition? Simplify given function using K-map with circuit design.
 $F(W, X, Y, Z) = \Sigma(1, 4, 5, 6, 12, 14, 15)$ and don't care condition
 $D(W, X, Y, Z) = \Sigma(10, 11)$ [2014/S]

Solution:

For definition of don't care condition, see topic 4.4.

$$F(W, X, Y, Z) = \Sigma(1, 4, 5, 6, 12, 14, 15)$$

$$D(W, X, Y, Z) = \Sigma(10, 11)$$

K-map

| | YZ | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| WX | | | | | |
| 00 | | | 1 | | |
| 01 | 1 | | 1 | | |
| 11 | 1 | | | 1 | |
| 10 | | | X | X | |

$$F = \bar{W}\bar{Y}Z + X\bar{Z} + WY$$




Figure: Circuit design

10. Simplify the following expression using Boolean algebra. [2014/F]

- i) $(AB' + ABC)'A(B + AB')$
ii) $[(BC' + A'D)(AB' + CD')]'$

Solution:

$$\begin{aligned} i) & (AB' + ABC)' + A(B + AB') \\ &= (AB')' (ABCY + AB + AAB') \\ &= (A' + B)(A' + B' + C') + AB + AB' \end{aligned}$$



$$\begin{aligned} &= A' + B(C + C') + A(B + B') & [\because B + \bar{B} = 1] \\ &= A' + BB' + BC' + A \\ &= A + A' + BC' & [\because A + \bar{A} = 1] \\ &= BC' \\ ii) & [(BC' + A'D)(AB' + C'D')]' \\ &= (BC' + A'D)' + (AB' + C'D)' & [\because (xy)' = x' + y'] \\ &= [(BC')'(A'D)'] + [(AB')'(C'D)'] \\ &= [(B' + C')(A + D')] + [(A' + B)(C + D)] \\ &= (B' + C')A + (B' + C')D' + (A' + B)C + (A' + B)D \\ &= AB' + AC' + B'D' + C'D' + A'C + BC + A'D + BD \\ &= AB' + AC' + A'C + B'D' + BD \\ &= AB' + A \oplus C + B \odot D \end{aligned}$$



11. Given the function $F = xy + x'y' + y'z$ [2014/F]
i) Implement it with OR and NOT gate.
ii) Implement it with AND and NOT gate.

$$F = xy + x'y' + y'z$$


Solution:

Drawing with OR and NOT gate means implementing with NOR gate





ii) Implementing using only AND and NOT gate



12. A Boolean function is given by $F(A, B, C, D) = \Sigma(3, 4, 5, 7, 9, 13, 14, 15)$ and don't care condition $d(A, B, C, D) = \Sigma(0, 2, 8)$. Simplify it using k-map and implement using NAND gate only. [2014/F]

Solution:

$$\begin{aligned}F(A, B, C, D) &= \Sigma(3, 4, 5, 7, 9, 13, 14, 15) \\d(A, B, C, D) &= \Sigma(0, 2, 8)\end{aligned}$$

K-map

| | | CD | 00 | 01 | 11 | 10 |
|---|--|----|----|----|----|----|
| | | AB | 00 | 01 | 11 | 10 |
| X | | | | | 1 | X |
| 1 | | | 1 | 1 | 1 | |
| | | | | 1 | 1 | 1 |
| X | | | X | 1 | | |

$F = A'C'D' + AB'C' + A'B'C + ABC + BD$




Figure: Implementing F using NAND gate only

13. Simplify the Boolean expression using Boolean algebra. [2015/S]

$$\begin{aligned}\text{i)} & (AB' + AB'C')' + A(B' + AB') \\ \text{ii)} & [(BC' + A'D)(AB' + C'D')]'\end{aligned}$$

Solution:

$$\begin{aligned}\text{i)} & (AB' + AB'C')' + A(B' + AB') \\ &= (AB' + AB'C')' + AB' \quad [\because x + xy = x] \\ &= [(AB')'(AB'C')'] + AB' \quad [\because (x + y)' = x'y'] \\ &= [(A' + B')(A' + B'' + C'')] + AB' \quad [\because (xy)' = x'y'] \\ &= [(A' + B)(A' + B + C)] + AB' \quad [\because x(x + y) = x] \\ &= A' + B + AB' \quad [\text{Here, } x = (A' + B), y = c]\end{aligned}$$

$$\text{ii)} [(BC' + A'D)(AB' + C'D')]'$$

See the Q. N 10 (ii).

14. A Boolean function is given by $F(A, B, C, D) = \Sigma(3, 4, 6, 8, 10, 12, 14)$ and don't care condition $d(A, B, C, D) = \Sigma(0, 28)$. Simplify it using K-map and implement it using k-map and implement using NAND gate only. [2015/S, 2015/F]

Solution:

$$F(A, B, C, D) = \Sigma(3, 4, 6, 8, 10, 12, 14)$$

$$d(A, B, C, D) = \Sigma(0, 2, 8)$$

K-map

| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | X | | 1 | X |
| | | 00 | 1 | | | 1 |
| | | 01 | | | | |
| | | 11 | | | | |
| | | 10 | 1 | | | |

$$\therefore F = D' + A'B'C$$




Figure: NAND gate implementation of F

15. Distinguish between minterms and maxterms.

[2012]

Solution: See the topic 4.3.1 and 4.3.2.**16. Prove the following Boolean expression.**

[2015/F, 2019]

$$\text{i)} \quad \bar{A}\bar{B} + BC + \bar{A}\bar{B}\bar{C} = \bar{A} + BC$$

$$\text{ii)} \quad X\bar{Y} + Y\bar{Z} + Z\bar{X} = \bar{X}Y + \bar{Y}Z + \bar{Z}X$$

Solution:

$$\begin{aligned} \text{i)} \quad & \bar{A}\bar{B} + BC + \bar{A}\bar{B}\bar{C} \\ &= \bar{A}\bar{B}(C + \bar{C}) + (A + \bar{A})BC + \bar{A}\bar{B}\bar{C} \\ &= \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}BC + \bar{A}\bar{B}\bar{C} \end{aligned}$$

Using K-map,

| | BC | $\bar{B}C$ | $B\bar{C}$ | $B\bar{C}$ |
|-----------|----|------------|------------|------------|
| A | | | 1 | |
| \bar{A} | 1 | 1 | 1 | 1 |

From K-map,

$$\therefore F = \bar{A} + BC$$

$$\therefore \bar{A}\bar{B} + BC + \bar{A}\bar{B}\bar{C} = \bar{A} + BC$$

$$\text{Hence, } \bar{A}\bar{B} + BC + \bar{A}\bar{B}\bar{C} = X\bar{Y} + (Z + \bar{Z})(Y\bar{Z} + \bar{X}(Y + \bar{Y})Z)$$

$$\text{ii)} \quad X\bar{Y} + Y\bar{Z} + Z\bar{X} = X\bar{Y} + (Z + \bar{Z})(Y\bar{Z} + \bar{X}(Y + \bar{Y})Z) \\ = (X\bar{Y}Z + X\bar{Y}\bar{Z} + XY\bar{Z} + \bar{X}YZ + \bar{X}\bar{Y}Z)$$

| | | XY | $\bar{X}\bar{Y}$ | $\bar{X}Y$ | XY | $X\bar{Y}$ |
|-----------|---|----|------------------|------------|----|------------|
| Z | | | 1 | 1 | | |
| \bar{Z} | 1 | 1 | | | | 1 |

From K-map,

$$F = \bar{X}Z + Y\bar{Z} + X\bar{Y}$$

$$\text{Hence, } X\bar{Y} + Y\bar{Z} + Z\bar{X} = \bar{X}Z + Y\bar{Z} + X\bar{Y}$$

17. A Boolean function is given: $F(W, X, Y, Z) = \Sigma(1, 4, 5, 6, 12, 14, 15)$ and don't care condition $d(W, X, Y, Z) = \Sigma(1011)$. Simplify it using k-map with logic gate implementation. [2016/F]

Solution:

$$F(W, X, Y, Z) = \Sigma(1, 4, 5, 6, 12, 14, 15), \quad d(W, X, Y, Z) = \Sigma(1011) = \Sigma 11$$

K-map

| | | YZ | 00 | 01 | 11 | 10 |
|----|---|----|----|----|----|----|
| WX | | | | | | |
| 00 | | | | | | |
| 01 | 1 | | 1 | | | 1 |
| 11 | 1 | | | | 1 | |
| 10 | | | | | X | |

$$\therefore F = X\bar{Z} + \bar{W}YZ + WYZ$$




Figure: Logic gate implementation

18. Define literal and term. Find canonical SOP for this expression
 $F = ac + ab + bc$. [2016/F]

Solution:

A literal is a primed or unprimed variable. When a Boolean function is implemented with logic gates, each literal in the function designates an input to a gate and each term is implemented with a gate. For example, The function $F(A, B, C, D) = A + \bar{B}\bar{C} + A\bar{C}\bar{D}$ contains 6 literals.

Given that:

$$\begin{aligned} F &= ac + ab + bc \\ &= a(b + \bar{b})c + ab(c + \bar{c}) + (a + \bar{a})bc \\ &= abc + \bar{a}bc + abc + ab\bar{c} + abc + \bar{a}\bar{b}c \\ \therefore F &= \bar{a}bc + ab\bar{c} + \bar{a}\bar{b}c + abc \end{aligned}$$

19. What is don't care condition? Simplify given function using K-map and implement it in a circuit. [2016/S]

$$F(W, X, Y, Z) = \Sigma(1, 4, 5, 6, 12, 14, 15)$$

$$d(W, X, Y, Z) = \Sigma(11, 13)$$

Solution:

$$F(W, X, Y, Z) = \Sigma(1, 4, 5, 6, 12, 14, 15)$$

$$d(W, X, Y, Z) = \Sigma(11, 13)$$

| | YZ | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| X | | | | | |
| W | 00 | | 1 | | 1 |
| 01 | | 1 | 1 | | |
| 11 | | 1 | X | 1 | 1 |
| 10 | | | X | | |

$$F = WX + X\bar{Z} + \bar{W}\bar{Y}Z$$




Figure: Logic gate implementation

20. Write short notes on don't care conditions.

Solution: See the topic 4.4.

21. Use K-map to simplify function in SOP form and implement the simplified function using NAND gate only. $F(A, B, C, D) = \Sigma(5, 7, 9, 12, 13, 14, 15)$ and don't care $d(A, B, C, D) = \Sigma(3, 6, 8)$. [2017/F]

Solution:
 $F(A, B, C, D) = \Sigma(5, 7, 9, 12, 13, 14, 15)$, $d(A, B, C, D) = \Sigma(3, 6, 8)$

K-map

| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | 00 | 01 | 11 | 10 |
| | | | | | X | |
| | | | | 1 | 1 | 1 |
| | | 11 | 1 | 1 | 1 | 1 |
| | | 10 | X | 1 | | |

$$F = A\bar{C} + BD + BC$$




Figure: NAND gate implementation

22. Use K-map to simplify the given Boolean function and once by considering the don't care condition and once by ignoring the don't care condition and realize it using the basic gates. [2017/S]

$$F(A, B, C, D) = \Sigma(1, 4, 8, 12, 13, 15)$$

$$d(A, B, C, D) = \Sigma(3, 14)$$

Solution:

$$F(A, B, C, D) = \Sigma(1, 4, 8, 12, 13, 15)$$

$$d(A, B, C, D) = \Sigma(3, 14)$$

i) With don't care condition

| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | 00 | 01 | X | |
| | | | | 1 | | |
| | | 01 | 1 | | | |
| | | 11 | 1 | 1 | 1 | X |
| | | 10 | 1 | | | |

$$F = \bar{A}\bar{B}D + B\bar{C}\bar{D} + A\bar{C}\bar{D} + AB$$




Figure: Implementation using basic gates for F

ii) Without don't care condition

| | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| AB | | | | | |
| 00 | | 1 | | | |
| 01 | | 1 | | | |
| 11 | | 1 | 1 | 1 | |
| 10 | | 1 | | X | |

$$F = \bar{A}\bar{B}\bar{C}\bar{D} + B\bar{C}\bar{D} + A\bar{C}\bar{D} + ABD$$




Figure: Implementation using basic gates

23. Use K-map to simplify the given Boolean function with don't care condition and realize it using basic gates only. [2018/17]

$$F = \Sigma(1, 4, 8, 12, 13, 15)$$

$$d = \Sigma(3, 7, 11, 14)$$

Solution:
K-map;

| | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| AB | | | | | |
| 00 | | | 1 | X | |
| 01 | | 1 | | X | |
| 11 | | 1 | 1 | 1 | X |
| 10 | | 1 | | X | |

$$F = AB + B\bar{C}\bar{D} + A\bar{C}\bar{D} + \bar{A}\bar{B}D$$




Figure: Implementation of F using basic gates

24. Define K-map simplify the expression using K-map. [2018/S]

$$F(A, B, C, D) = \Sigma(1, 3, 7, 10, 13, 15)$$

$$d(A, B, C, D) = \Sigma(0, 2, 8)$$

Also, implement the simplified function using NOR gates only.

Solution:

$$F(A, B, C, D) = \Sigma(1, 3, 7, 10, 13, 15)$$

$$d(A, B, C, D) = \Sigma(0, 2, 8)$$

K-map;

| | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| AB | | X | | | X |
| 00 | | | | | |
| 01 | | 0 | 0 | | 0 |
| 11 | | 0 | | | 0 |
| 10 | | X | 0 | 0 | |

NOTE

Taking product of sum instead of sum of product to easily implement in NOR gates.

From K-map,

$$\bar{F} = BD + \bar{A}\bar{B}\bar{C} + A\bar{B}D \\ F = (\bar{B} + D)(A + \bar{B} + C)(\bar{A} + B + \bar{D})$$





Figure: Implementation of F using NOR gate only

For definition refer topic 4.2.


25. Construct $F = AB + CD$ using universal gates. [2018/S]

Solution:

i) Using NAND gate



ii) Using NOR gate



26. Simplify the following Boolean expression using K-map and implement using NOR gates only [19/F]

$$F(A, B, C, D) = \Sigma(0, 2, 4, 6, 12, 15) \\ d(A, B, C, D) = \Sigma(8, 10, 14)$$

Solution:

K-map;

| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | 00 | 0 | 0 | |
| | | 01 | | 0 | 0 | |
| | | 11 | | 0 | | X |
| | | 10 | X | 0 | | X |

Using POS instead of SOP to implement on NOR gates,

$$\bar{F} = A\bar{B} + \bar{C}D + \bar{A}D \\ F = (A\bar{B} + \bar{C}D + \bar{A}D)' \\ F = (A' + B)(C + \bar{D})(A + \bar{D})$$




Figure: NOR gate implementation

27. Write short notes on POS and SOP. [2016/S]

Solution: See the topic 4.3.

ADDITIONAL QUESTION SOLUTIONS

1. Minimize the K-map shown in figure.

| | | CD | $\bar{C}D$ | $\bar{C}\bar{D}$ | CD | $C\bar{D}$ |
|--|--|------------|------------------|------------------|----|------------|
| | | AB | $\bar{A}\bar{B}$ | 1 | | |
| | | $\bar{A}B$ | $\bar{A}\bar{B}$ | 1 | 1 | 1 |
| | | AB | 1 | 1 | 1 | |
| | | $A\bar{B}$ | | | 1 | |

Solution:

| | | CD | $\bar{C}D$ | $\bar{C}\bar{D}$ | CD | $C\bar{D}$ |
|--|--|------------|------------------|------------------|----|------------|
| | | AB | $\bar{A}\bar{B}$ | 1 | | |
| | | $\bar{A}B$ | $\bar{A}\bar{B}$ | 1 | 1 | 1 |
| | | AB | 1 | 1 | 1 | |
| | | $A\bar{B}$ | | | 1 | |

From K-map

$$\therefore Z = AB\bar{C} + \bar{A}BC + \bar{A}\bar{C}D + ACD = A(B\bar{C} + CD) + A(BC + \bar{C}D)$$

2. Use the K-map to simplify the expression $x = \bar{A}\bar{B}\bar{C} + \bar{B}C + \bar{A}B$

Solution:

$$\begin{aligned} x &= \bar{A}\bar{B}\bar{C} + \bar{B}C + \bar{A}B \\ &= \bar{A}\bar{B}\bar{C} + \bar{B}C(A + \bar{A}) + \bar{A}B(C + \bar{C}) \\ &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{ABC} + \bar{ABC} \end{aligned}$$

| | | $\bar{A}B$ | $\bar{A}\bar{B}$ | AB | $A\bar{B}$ | |
|--|--|------------|------------------|----|------------|---|
| | | \bar{C} | 1 | 1 | | |
| | | C | 1 | 1 | | 1 |

$$\therefore x = \bar{A} + \bar{B}C$$

3. Simplify $F(\bar{a}, b, \bar{c}) = \bar{abc} + b\bar{c} + ab\bar{c} + abc$ using K-map.

Solution:

$$\begin{aligned} F &= \bar{abc} + b\bar{c} + ab\bar{c} + abc \\ &= \bar{abc} + b\bar{c}(a + \bar{a}) + ab\bar{c} + abc \\ &= \bar{abc} + ab\bar{c} + abc \end{aligned}$$

K-map;

| | | $b\bar{c}$ | $b\bar{c}$ | bc | $b\bar{c}$ | |
|--|--|------------|------------|----|------------|---|
| | | \bar{a} | | 1 | 1 | 1 |
| | | a | 1 | 1 | | 1 |

$$\therefore F = b\bar{c} + \bar{a}b + abc$$

4. Simplify $\bar{ab} + \bar{bc} + \bar{ca}$ using K-map.

$$\begin{aligned} \text{Solution: } F &= \bar{ab} + \bar{bc} + \bar{ca} = \bar{ab}(c + \bar{c}) + \bar{bc}(a + \bar{a}) + \bar{ca}(b + \bar{b}) \\ &= \bar{abc} + \bar{ab}\bar{c} + \bar{a}\bar{bc} + \bar{a}\bar{b}\bar{c} + ab\bar{c} + a\bar{b}\bar{c} \end{aligned}$$

| | | $\bar{a}\bar{b}$ | $\bar{a}b$ | ab | $a\bar{b}$ | |
|--|--|------------------|------------|----|------------|---|
| | | \bar{c} | | 1 | 1 | 1 |
| | | c | 1 | 1 | | 1 |

$$\therefore F = \bar{ac} + b\bar{c} + ab$$

5. Given the following Boolean function:

$$F = \bar{AC} + \bar{AB} + A\bar{B}C + BC$$

- i) Express it in sum of minterms.
ii) Find the minimal sum of products expression.

Solution:

$$\begin{aligned} F &= \bar{AC} + \bar{AB} + A\bar{B}C + BC \\ &= \bar{AC}(B + \bar{B}) + \bar{AB}(C + \bar{C}) + A\bar{B}C + BC(A + \bar{A}) \\ &= \bar{ABC} + \bar{ABC} + \bar{ABC} + \bar{ABC} + ABC + ABC + \bar{ABC} \\ F &= \bar{ABC} + \bar{ABC} + ABC + \bar{ABC} + ABC \end{aligned}$$

- i)
ii) K-map;

| | | $\bar{B}C$ | $\bar{B}C$ | BC | $B\bar{C}$ | |
|--|--|------------|------------|----|------------|---|
| | | \bar{A} | | 1 | 1 | 1 |
| | | A | | 1 | 1 | |

$$\therefore F = \bar{A}B + C.$$

6. What is the difference between canonical form and standard form?

Solution:

In canonical form, a Boolean function is expressed as sum of minterms or product of maxterms and is obtained by reading a function from the truth table. Canonical forms may or may not contain the least numbers of literals because by definition each maxterm or minterm must contain all variables, complemented or uncomplemented. In standard form, the terms of function may contain one, two or any number of literals. Standard form is expressed as sum of products or product of sums.

7. Minimize the given K-map

| | | CD | $\bar{C}D$ | $\bar{C}\bar{D}$ | CD | $C\bar{D}$ |
|--|--|------------|------------|------------------|----|------------|
| | | AB | | 1 | | |
| | | $\bar{A}B$ | | 1 | | |

$\bar{A}B$

Solution:

Here;

| | | CD | $\bar{C}D$ | $\bar{C}\bar{D}$ | CD | $C\bar{D}$ |
|--|--|----|------------------|------------------|----|------------|
| | | AB | $\bar{A}\bar{B}$ | $\bar{A}B$ | AB | $A\bar{B}$ |
| | | | | 1 | | |
| | | | | 1 | 1 | 1 |
| | | | 1 | 1 | 1 | |
| | | | | | 1 | |

From K-map shown above,

$$\begin{aligned} Z &= AB\bar{C} + \bar{A}BC + \bar{A}\bar{C}D + ACD \\ &= A(\bar{B}\bar{C} + CD) + \bar{A}(BC + \bar{C}D) \end{aligned}$$

8. Use the K-map to simplify the expression $x = \bar{A}\bar{B}\bar{C} + \bar{B}C + \bar{A}B$

Solution:

Here;

$$\begin{aligned} x &= \bar{A}\bar{B}\bar{C} + \bar{B}C + \bar{A}B \\ &= \bar{A}\bar{B}\bar{C} + \bar{B}C(A + \bar{A}) + \bar{A}B(C + \bar{C}) \\ &= \bar{A}\bar{B}\bar{C} + A\bar{B}C + \bar{A}\bar{B}C + \bar{A}BC + \bar{A}\bar{B}C \end{aligned}$$

K-map for the above expression is;

| | | $\bar{A}\bar{B}$ | $\bar{A}B$ | AB | $A\bar{B}$ | |
|--|--|------------------|------------|----|------------|---|
| | | \bar{C} | 1 | 1 | | |
| | | C | 1 | 1 | | 1 |
| | | | | | | |

From K-map, simplified expression is;

$$x = \bar{A} + \bar{B}C$$

9. Simplify $F(a, b, c) = \bar{a}b + \bar{b}c + \bar{c}a$ using K-map.

Solution:

Here;

$$\begin{aligned} F(a, b, c) &= \bar{a}b + \bar{b}c + \bar{c}a \\ &= \bar{a}b(c + \bar{c}) + \bar{b}c(a + \bar{a}) + \bar{c}a(b + \bar{b}) \\ &= \bar{a}bc + \bar{a}b\bar{c} + \bar{a}bc + \bar{a}b\bar{c} + ab\bar{c} + a\bar{b}\bar{c} \end{aligned}$$

| | | ab | $\bar{a}b$ | $\bar{a}\bar{b}$ | ab | $a\bar{b}$ | |
|--|--|-----------|------------|------------------|----|------------|---|
| | | \bar{c} | . | 1 | 1 | 1 | |
| | | c | 1 | 1 | | | 1 |
| | | | | | | | |

From K-map:

$$F(a, b, c) = \bar{a}c + b\bar{c} + a\bar{b}$$

10. Minimize $f = \sum(1, 2, 5, 7, 9, 11, 12, 14, 15)$


Solution:
K-map for the expression given is shown below;

| | | CD | $\bar{C}D$ | $\bar{C}\bar{D}$ | CD | $C\bar{D}$ | |
|--|--|------------|------------|------------------|----|------------|----|
| | | AB | 0 | 1 | 1 | 3 | 2 |
| | | $\bar{A}B$ | 4 | 1 | 5 | 1 | 6 |
| | | AB | 12 | 0 | 13 | 1 | 15 |
| | | $A\bar{B}$ | 8 | 1 | 9 | 11 | 10 |

From K-map;

$$F(A, B, C, D) = ABD + A\bar{B}D + \bar{A}\bar{C}D + \bar{A}\bar{B}\bar{C}\bar{D} + BCD$$

11. Determine output expression for the circuit shown below and simplify it using De-Morgan's theorem.

**Solution:**

Here;

$$Y = [(A + B) \cdot C \cdot \bar{D}]$$

Using De-Morgan's theorem, we have,

$$Y = (A + B) + \bar{C} + D$$

$$\therefore Y = A + B + \bar{C} + D$$

12. Demonstrate by means of truth table the validity of following identities.

- De-Morgan's theorem for 3 variables: $(XYZ)' = X' + Y' + Z'$
- Second distributive law: $X + Y \cdot Z = (X + Y)(X + Z)$

Solution:

Here;

- De-Morgan's theorem: $(XYZ)' = X' + Y' + Z'$

Truth table

| $X'Y'Z'$ | $X + Y + Z$ | $(X + Y + Z)'$ | X' | Y' | Z' | $X'Y'Z'$ |
|----------|-------------|----------------|------|------|------|----------|
| 000 | 0 | 1 | 1 | 1 | 1 | 1 |
| 001 | 1 | 0 | 1 | 1 | 0 | 0 |
| 010 | 1 | 0 | 1 | 0 | 1 | 0 |
| 011 | 1 | 0 | 1 | 0 | 0 | 0 |
| 100 | 1 | 0 | 0 | 1 | 1 | 0 |
| 101 | 1 | 0 | 0 | 1 | 0 | 0 |
| 110 | 1 | 0 | 0 | 0 | 1 | 0 |
| 111 | 1 | 0 | 0 | 0 | 0 | 0 |

ii) $X + YZ = (X + Y)(X + Z)$

| $X'Y'Z'$ | $X + YZ$ | $X + Y$ | $X + Z$ | $(X + Y)(X + Z)$ |
|----------|----------|---------|---------|------------------|
| 000 | 0 | 0 | 0 | 0 |
| 001 | 0 | 0 | 1 | 0 |
| 010 | 0 | 1 | 0 | 0 |
| 011 | 1 | 1 | 1 | 1 |
| 100 | 1 | 1 | 1 | 1 |
| 101 | 1 | 1 | 1 | 1 |
| 110 | 1 | 1 | 1 | 1 |
| 111 | 1 | 1 | 1 | 1 |

Show that the dual of the exclusive-OR is equal to its complementation:

i) $X \oplus Y = X'Y + XY'$

and, $(X \oplus Y)' = (X + Y')(X' + Y)$

Dual of $X'Y + XY' = (X' + Y)(X + Y') = (X \oplus Y)'$

14. Simplify the following Boolean expression using K-map.

i) $F(x, y, z) = \sum(3, 5, 6, 7)$

ii) $F(A, B, C) = \sum(0, 2, 3, 4, 6)$

iii) $F(X, Y, Z) = \sum(0, 1, 5, 7)$


iv) $F(Z, B, C, D) = \sum(4, 6, 7, 15)$

v) $F(A, B, C, D) = \sum(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$





vi) $F(W, X, Y, Z) = \sum(2, 3, 10, 11, 12, 13, 14, 15)$

Solution:

i) Here;



$\therefore F = X' + YZ$



vi) Here;

| | YZ | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| WX | | | | | |
| 00 | | | | 1 | 1 |
| 01 | | | | | |
| 11 | | 1 | 1 | 1 | 1 |
| 10 | | | | | |

$\therefore F = W'X'Y + WX$

15. Simplify the expression $F = \bar{A}BC + A\bar{B}\bar{C} + ABC + A\bar{B}\bar{C}$

Solution:

The Karnaugh map for this function is shown below;

| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|---|------------------|------------|------|------------|
| A | | | 1 | |
| A | 1 | | 1 | 1 |

In the third column, the adjacent squares are grouped together to produce the simplified term BC . The other two 1s are placed at the first column and second row and at the same second row. Note that these 1s or minterms can be combined to produce a reduced term. Here, the B variable is changing its form from un-complemented to complemented. After combining these minterms, we get the reduced term $A\bar{C}$. This can be confirmed by applying the Boolean algebra, $A\bar{B}\bar{C} + AB\bar{C} = A\bar{C}(B + \bar{B}) = A\bar{C}$. Hence, the simplified expression can be written as;

$$F = BC + A\bar{C}$$

16. Simplify the expression $F = \bar{A}\bar{B}\bar{C} + \bar{A}BC + \bar{A}\bar{B}\bar{C} + \bar{A}BC + ABC$

Solution:

The K-map is shown below;

| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|---|------------------|------------|------|------------|
| A | | 1 | 1 | 1 |
| A | 1 | 1 | | |

The four adjacent squares comprising the minterms $\bar{A}\bar{B}\bar{C}$, $\bar{A}BC$, $\bar{A}\bar{B}\bar{C}$ and ABC can be combined. Here, it may be observed that two of the variables A and B are changing their forms from uncomplemented to complemented. Hence, these variables can be removed to form the reduced expression to C. Again, two adjacent squares comprising the minterms $\bar{A}BC$ and $\bar{A}\bar{B}\bar{C}$ can be combined to produce the reduced term $\bar{A}B$. So, the final simplified expression of the given function is $F = C + \bar{A}B$.

17. Simplify expression

$$F(A, B, C, D) = m_1 + m_5 + m_{10} + m_{11} + m_{12} + m_{13} + m_{15}$$

Solution:
The K-map for the given expression is shown below;

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|------|------------|
| $\bar{A}\bar{B}$ | | 1 | | |
| $\bar{A}B$ | | 1 | | |
| AB | 1 | 1 | 1 | |
| $A\bar{B}$ | | | 1 | 1 |

From the figure, it can be seen that four pairs can be formed. The simplified expression may be written as;

$$F = \bar{A}\bar{C}\bar{D} + AB\bar{C} + ACD + A\bar{B}\bar{C}$$

| | $\bar{C}\bar{D}$ | CD | $C\bar{D}$ | $\bar{C}D$ |
|------------------|------------------|------|------------|------------|
| $\bar{A}\bar{B}$ | | 1 | | |
| $\bar{A}B$ | | 1 | | |
| AB | 1 | 1 | 1 | |
| $A\bar{B}$ | | | 1 | 1 |

Note that the reduced expression is not a unique one because if pairs are formed in different ways, the simplified expression will be different. But both the expressions are logically correct. The simplified expression of the given function as per the K-map of the figure below is;

$$F = \bar{A}\bar{C}\bar{D} + AB\bar{C} + ABD + A\bar{B}\bar{C}$$

18. Simplify the expression $F(W, X, Y, Z) = m_7 + m_9 + m_{10} + m_{11} + m_{12} + m_{13} + m_{14} + m_{15}$

Solution:

The K-map for the given expression is shown below;

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | | | |
| $\bar{W}X$ | | | 1 | |
| WX | 1 | 1 | 1 | 1 |
| $W\bar{X}$ | | 1 | 1 | 1 |

Three quads and one pair are formed. The simplified expression of the given function is;

$$F = WX + WY + WZ + XYZ$$

19. Simplify the expression

$$F(W, X, Y, Z) = \sum(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

vi) Here;

| | YZ | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| WX | | | | | |
| 00 | | | | 1 | 1 |
| 01 | | | | | |
| 11 | | 1 | 1 | 1 | 1 |
| 10 | | | | | |

$$\therefore F = W'X'Y + WX$$

15. Simplify the expression $F = \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + A\bar{B}\bar{C}$

Solution:

The Karnaugh map for this function is shown below;

| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|-----------|------------------|------------|------|------------|
| \bar{A} | | | 1 | |
| A | 1 | | 1 | 1 |

In the third column, the adjacent squares are grouped together to produce the simplified term BC . The other two 1s are placed at the first column and last column of the same second row. Note that these 1s or minterms can be combined to produce a reduced term. Here, the B variable is changing its form, from un-complemented to complemented. After combining these two minterms, we get the reduced term $\bar{A}\bar{C}$. This can be confirmed by applying the Boolean algebra, $\bar{A}\bar{B}\bar{C} + ABC = \bar{A}\bar{C}(B + \bar{B}) = \bar{A}\bar{C}$

Hence, the simplified expression can be written as;

$$F = BC + \bar{A}\bar{C}$$

16. Simplify the expression $F = \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$

Solution:

The K-map is shown below;

| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|-----------|------------------|------------|------|------------|
| \bar{A} | | 1 | 1 | |
| A | 1 | 1 | | |

The four adjacent squares comprising the minterms $\bar{A}\bar{B}\bar{C}$, $\bar{A}\bar{B}C$, $\bar{A}B\bar{C}$ and ABC can be combined. Here, it may be observed that two of the variables A and B are changing their forms from uncomplemented to complemented. Hence, these variables can be removed to form the reduced expression to C. Again, two adjacent squares comprising the minterms $\bar{A}B\bar{C}$ and $A\bar{B}\bar{C}$ can be combined to produce the reduced term $\bar{A}B$. So, the final simplified expression of the given function is $F = C + \bar{A}B$.

17. Simplify expression

$$F(A, B, C, D) = m_1 + m_5 + m_{10} + m_{11} + m_{12} + m_{13} + m_{15}$$

Solution:

The K-map for the given expression is shown below;

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|------|------------|
| $\bar{A}\bar{B}$ | | 1 | | |
| $\bar{A}B$ | | 1 | | |
| AB | 1 | 1 | 1 | |
| A \bar{B} | | | 1 | 1 |

From the figure, it can be seen that four pairs can be formed. The simplified expression may be written as;

$$F = \bar{A}\bar{C}D + ABC + ACD + A\bar{B}C$$

| | $\bar{C}\bar{D}$ | CD | $C\bar{D}$ | $\bar{C}D$ |
|------------------|------------------|------|------------|------------|
| $\bar{A}\bar{B}$ | | 1 | | |
| $\bar{A}B$ | | 1 | | |
| AB | 1 | 1 | 1 | |
| A \bar{B} | | | 1 | 1 |

Note that the reduced expression is not a unique one because if pairs are formed in different ways, the simplified expression will be different. But both the expressions are logically correct. The simplified expression of the given function as per the K-map of the figure below is;

$$F = \bar{A}\bar{C}D + AB\bar{C} + ABD + A\bar{B}C$$

18. Simplify the expression $F(W, X, Y, Z) = m_7 + m_9 + m_{10} + m_{11} + m_{12} + m_{13} + m_{14} + m_{15}$

Solution:

The K-map for the given expression is shown below;

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | | | |
| $\bar{W}X$ | | | 1 | |
| WX | 1 | 1 | 1 | 1 |
| W \bar{X} | | 1 | 1 | 1 |

Three quads and one pair are formed. The simplified expression of the given function is;

$$F = WX + WY + WZ + XYZ$$

19. Simplify the expression

$$F(W, X, Y, Z) = \sum(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

Solution:
The K-map for the given expression is shown below;

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | 1 | 1 | | 1 |
| $\bar{W}X$ | 1 | 1 | | 1 |
| WX | 1 | 1 | | 1 |
| $W\bar{X}$ | 1 | 1 | | |

One octet and two quads are formed. The simplified expression is;

$$F = \bar{Y} + \bar{W}\bar{Z} + X\bar{Z}$$

20. Obtain the minimal sum of the products for the function.

$$F(A, B, C, D) = \sum(1, 3, 7, 11, 15) + \phi(0, 2, 5)$$

Solution:

The K-map for the given expression is shown below;

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|------|------------|
| $\bar{A}\bar{B}$ | 1 | 1 | 1 | X |
| $\bar{A}B$ | | | 1 | |
| AB | | | 1 | |
| $A\bar{B}$ | | | 1 | |

The minterms m_0 and m_2 i.e., $\bar{A}\bar{B}\bar{C}\bar{D}$ and $\bar{A}\bar{B}CD$ are the do not care terms which have been assumed as 1s while making a quad. The simplified SOP expression of above function can be written as;

$$F = \bar{A}\bar{B} + CD$$

21. Using the K-map method, obtain the minimal sum of the products expression for the function $F(A, B, C, D) = \sum(0, 2, 3, 6, 7) + d(8, 10, 11, 15)$.

Solution:

The K-map for the given expression is shown below;

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|------|------------|
| $\bar{A}\bar{B}$ | 1 | | 1 | 1 |
| $\bar{A}B$ | | | 1 | 1 |
| AB | | | X | |
| $A\bar{B}$ | X | | X | X |

The simplified Boolean expression for the function is;

$$F = \bar{A}C + \bar{B}\bar{D}$$

22. Draw the four input AND gate and its truth table.



Figure: Four input AND gate symbol

Solution:
Truth table

| A | B | C | D | $Y = A \cdot B \cdot C \cdot D$ |
|---|---|---|---|---------------------------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

23. Write the truth table for a four input exclusive -OR gate.

Solution:


Truth table

| A | B | C | D | $Y = A \oplus B \oplus C \oplus D$ |
|---|---|---|---|------------------------------------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |


24. Show the logic arrangement for implementing.
- a four input NAND gate using two input AND gates and NOT gates
 - a three input NAND gate using two input NAND gates.
 - a NOT circuit using a two input NAND gate
 - a NOT circuit using a two input NOR gate

Solution:

- i) The first step is to get a four input AND gate using two input AND gates. The output thus obtained is then complemented using a NOT circuit.




- ii) The first step is to get a two input AND from a two input NAND. The output of the two input AND gate and the third input then feed the inputs of another two input NAND to get desired output.




- iii) Shorting the inputs of the NAND gives a one input, one output NOT circuit. This is because when all inputs to a NAND are at logic 0 level, the output is a logic 1 and when all inputs to a NAND are at logic 1 level, the output is a logic 0.



- iv) Shorting the inputs of a NOR gate gives a NOT circuit.



Draw the truth table of the logic circuit shown below.





Solution:
Truth table

| A | B | C | D | Y |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

26. Draw logic implementation of an inverter using,

- two input NAND
- two input NOR
- two input EX-OR
- two input EX-NOR

Solution:



27. Prove $Z \cdot X + Z \cdot \bar{X} \cdot Y = Z \cdot X + Z \cdot Y$ using truth table.

Solution:

Proof

| X | Y | Z | ZX | ZY | $Z\bar{X}$ | $Z\bar{X}Y$ | $ZX + Z\bar{X}Y$ | $ZX + ZY$ |
|---|---|---|------|------|------------|-------------|------------------|-----------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |

From truth table;



$$Z \cdot X + Z \cdot \bar{X} \cdot Y = Z \cdot X + Z \cdot Y$$

28. Draw the logic diagram corresponding to the following Boolean expressions without simplifying them.

i) $B\bar{C} + AB + ACD$

ii) $(A + B)(C + D)(\bar{A} + B + D)$

Solution:



19. Simplify the following Boolean functions using Karnaugh maps.

- i) $F(x, y, z) = \sum(1, 2, 3, 6, 7)$ ii) $xy + \bar{x}\bar{y}\bar{z} + \bar{x}\bar{y}\bar{z}$
- iii) $\bar{x}\bar{y} + yz + \bar{x}\bar{y}\bar{z}$ iv) $\bar{x}y + y\bar{z} + \bar{y}\bar{z}$
- v) $xyz + \bar{x}y\bar{z} + xy\bar{z}$
- vi) $F(w, x, y, z) = \sum(2, 3, 12, 13, 14, 15)$
- vii) $F(A, B, C, D) = \sum(3, 7, 11, 13, 14, 15)$
- viii) $F(W, X, Y, Z) = \sum(1, 4, 5, 6, 12, 14, 15)$
- ix) $F(A, B, C, D) = \sum(1, 5, 9, 10, 11, 14, 15)$
- x) $F(A, B, C, D) = \sum(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$
- xi) $F(A, B, C, D) = \sum(0, 2, 5, 7, 8, 10, 12, 13)$
- xii) $F(W, X, Y, Z) = \sum(1, 3, 4, 5, 9, 10, 11, 12, 13)$
- xiii) $F(A, B, C, D) = \sum(1, 2, 3, 5, 7, 9, 10, 11, 13, 15)$
- xiv) $F(W, X, Y, Z) = \sum(2, 3, 7, 10, 11, 12, 13, 14, 15)$
- xv) $F(A, B, C, D) = \sum(1, 5, 8, 9, 10, 11, 12, 13, 15)$

Solution:

- i) Here;

| | | yz | 00 | 01 | 11 | 10 |
|---|---|----|----|----|----|----|
| | | x | 0 | 1 | 1 | 1 |
| y | z | 0 | 1 | | | |
| | | 1 | 1 | | | 1 |

$$\therefore F = \bar{z} + \bar{x}y$$

- Here;

| | | yz | 00 | 01 | 11 | 10 |
|---|---|----|----|----|----|----|
| | | x | 0 | 1 | | 1 |
| y | z | 0 | 1 | | | |
| | | 1 | | | 1 | 1 |

$$\therefore F = xy + \bar{x}\bar{z}$$

iii) Here;

| | yz | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| x | 00 | 1 | 1 | 1 | 1 |
| 0 | 00 | 1 | | 1 | |
| 1 | 00 | | | | |

$\therefore F = \bar{x} + yz$

iv) Here;

| | yz | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| x | 00 | 1 | | 1 | 1 |
| 0 | 00 | 1 | | | |
| 1 | 00 | | | | |

$$\therefore F = \bar{x} + y + \bar{z}$$

v) Here;

| | yz | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| x | 00 | | 1 | | |
| 0 | 00 | | | 1 | 1 |
| 1 | 00 | | | | |

$$\therefore F = \bar{x}\bar{y}z + xy$$

vi) Here;

| | yz | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| wx | 00 | | | 1 | 1 |
| 00 | 00 | | | | |
| 01 | 00 | | | | |
| 11 | 00 | 1 | 1 | 1 | 1 |
| 10 | 00 | | | | |

$$\therefore F = \bar{w}\bar{x}y + wx$$

vii) Here;

| | CD | 00 | 01 | 11 | 10 |
|----|-----------------|----------------|-----------------|----|-----------------|
| AB | m ₀ | m ₁ | m ₃ | 1 | m ₂ |
| 00 | m ₄ | m ₅ | m ₇ | 1 | m ₆ |
| 01 | m ₁₃ | 1 | 1 | 1 | m ₁₄ |
| 11 | m ₁ | m ₉ | m ₁₁ | 1 | m ₁₀ |
| 10 | m ₈ | m ₉ | m ₁₁ | 1 | m ₁₀ |

$$\therefore F = ABD + CD + ABC$$

viii) Here;

| | YZ | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| WX | 00 | | 1 | | |
| 00 | 00 | | 1 | | |
| 01 | 00 | 1 | | | 1 |
| 11 | 00 | 1 | | 1 | 1 |
| 10 | 00 | | | | |

$$F = X\bar{Z} + \bar{W}\bar{Y}Z + WXY$$

ix) Here;

| | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| AB | 00 | | 1 | | |
| 00 | 00 | | 1 | | |
| 01 | 00 | | | | |
| 11 | 00 | | | 1 | 1 |
| 10 | 00 | 1 | | 1 | 1 |

$$F = \bar{A}C + \bar{A}\bar{C}D + \bar{B}\bar{C}D$$

x) Here;


| | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| AB | 00 | 1 | | | 1 |
| 00 | 00 | 1 | | 1 | 1 |
| 01 | 00 | | 1 | 1 | 1 |
| 11 | 00 | | 1 | 1 | |
| 10 | 00 | 1 | | | 1 |

$$F = BD + \bar{A}B + \bar{B}\bar{D}$$


xi) Here;

| | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| AB | 00 | 1 | | | 1 |
| 00 | 00 | | 1 | 1 | |
| 01 | 00 | | | 1 | |
| 11 | 00 | 1 | 1 | | |
| 10 | 00 | 1 | | | 1 |


$$F = \bar{B}\bar{D} + \bar{A}BD + ABC$$




$$\therefore F = \bar{X}\bar{Y} + \bar{X}Z + W\bar{X}Y$$



$$\therefore F = Z + \bar{X}Y$$



$$\therefore F = WX + \bar{X}Y + YZ$$




$$\therefore F = \bar{A}\bar{C} + AD + CD + A\bar{B}C$$

30. Simplify the following Boolean function using K-map and implement it using logic gates.


- $F(A, B, C, D) = \sum(0, 1, 2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$
- $F(A, B, C, D) = \sum(1, 6, 7, 12, 13, 14, 15)$
- $F(A, B, C) = \sum(5, 6, 7)$

Solution: K-map for the above function is;




$$\therefore F = A + \bar{A}\bar{B}$$

Logic diagram is;




ii) K-map for the above function is;




$$\therefore F = BC + AB + \bar{A}\bar{B}\bar{C}\bar{D}$$

Logic diagram is:




ii) K-map for the above function is:



$$\therefore F = AB + AC$$

Logic diagram is:



CHAPTER 5

COMBINATION LOGIC



| | | |
|-----|--|-----|
| 5.1 | Introduction | 151 |
| 5.1 | Design Procedure | 152 |
| 5.1 | Adders and Subtractors | 153 |
| 5.2 | 5.2.1 Adders | 153 |
| | 5.2.2 Subtractor | 156 |
| 5.3 | Code Conversion | 158 |
| | 5.3.1 Binary-to-gray Converter | 158 |
| | 5.3.2 Gray to Binary Converter | 160 |
| | 5.3.3 BCD to Excess-3 Code Converter | 162 |
| | 5.3.4 Excess-3 to BCD Code Converter | 164 |
| 5.4 | Analysis Procedure | 166 |
| 5.5 | Multilevel Nand and Nor Circuits | 167 |
| 5.6 | Parity Generation and Checking | 171 |
| | 5.6.1 Parity Generator | 171 |
| | 5.6.2 Parity Checker | 172 |



5.1 INTRODUCTION


The digital system consists of two types of circuits, namely,

- i) Combinational circuits
- ii) Sequential circuits

A combinational circuit consists of logic gates where outputs are at any instant and are determined only by the present combination of inputs without regard to previous inputs or previous state of outputs. A combinational circuit performs a specific information-processing operation assigned logically by a set of Boolean function. Sequential circuits contain logic gates as well as memory cells. Their outputs depend

on the present inputs and also on the states of memory elements. Since the outputs of sequential circuits depend not only on the present inputs but also on past inputs, the circuit behaviour must be specified by a time sequence of inputs and memory states.

A combinational circuit consists of input variables, logic gates and output variables. The logic gates accept signals from inputs and output signals are generated according to the logic circuits employed in it. Binary information from the given data transforms to desired output data in this process. Both input and output are obviously the binary signals i.e., both the input and output signals are of two possible states logic 1 and logic 0. Figure shows a block diagram of a combination logic circuit.



There are n numbers of input variables coming from an electric source and m number of output signals go to an external destination. The source and/or destination may consist of memory elements or sequential logic circuit or shift registers located either in the vicinity of the combinational logic circuit or in a remote external location. But the external circuit does not interfere in the behaviour of the combination circuit. For n number of input variables to a combinational circuit, 2^n possible combinations of binary input states are possible. For each possible combination, there is one and only one possible output combination. A combinational logic circuit can be described by m Boolean function and each output can be expressed in terms of n input variables.


5.1 DESIGN PROCEDURE

Any combinational circuit can be designed by the following steps of design procedure;

- The problem is stated.
- Identify the input variables and output functions.
- The input and output variable are assigned letter symbols.
- The truth table is prepared that completely defines the relationship between the input variables and output functions.
- The simplified Boolean expression is obtained by any methods of minimization-algebraic method, K-map or tabulation method.

A logic diagram is realized from the simplified expression using logic gates.

It is very important that the design problem or the verbal specifications be interpreted correctly to prepare the truth table. Sometimes, the designer must use his intuition and experience to arrive at the correct interpretation of word specification. Word specification are very seldom exact and complete. Any wrong interpretation results in incorrect truth table and combinational circuit.



A practical design approach should consider constraints like,

- Minimum number of logic gates
- Minimum number of outputs
- Minimum propagation time of the signal through a circuit
- Minimum number of interconnections
- Limitations of the driving capabilities of each logic gate

Since the importance of each constraint is dictated by the particular application, it is difficult to make all these criteria satisfied simultaneously and also difficult to make a general statement on the process of achieving an acceptable simplification. However, in most cases, first the simplified Boolean expression at standard form is derived and then other constraints are taken care of as far as possible for a particular application.

5.2 ADDERS AND SUBTRACTORS

5.2.1 Adders

A Half Adder

A combinational circuit that performs the addition of two bits is called half adders. Such a circuit thus has two inputs that represent the two bits to be added and two outputs with one producing the sum output and the other producing the CARRY. Let the input variables augend and addend be designated as A and B and output functions be designated as S for sum and C for carry. The truth table for the functions is below.

| Input variables | | Output variables | |
|-----------------|---|------------------|---|
| A | B | S | C |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

From the truth table, it can be seen that the output S and C functions are similar to Exclusive-OR and AND functions respectively.

The Boolean expressions are,

$$S = \overline{A}B + A\overline{B} \text{ and } C = AB$$

Figure below shows the logic diagram to implement the half adder circuit.




Figure: Half adder

B. Full Adders

A full adder circuit is an arithmetic circuit block that can be used to add three bits to produce a sum and CARRY output. Let us designate the input variable augend as A, addend as B and previous carry as X, and output sum as S and carry as C. As there are three input variables, eight different input combinations are possible. The truth table is,

| Input Variable | | | Outputs | |
|----------------|---|---|---------|---|
| X | A | B | S | C |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

To derive the simplified Boolean expression from the truth table, the K-map method is adopted as,

| | $\bar{A}\bar{B}$ | $\bar{A}B$ | AB | $A\bar{B}$ |
|-----------|------------------|------------|------|------------|
| \bar{X} | | 1 | | 1 |
| X | 1 | | 1 | |

Figure: (a) K-map for function S

| | $\bar{A}\bar{B}$ | $\bar{A}B$ | AB | $A\bar{B}$ |
|-----------|------------------|------------|------|------------|
| \bar{X} | | | 1 | 1 |
| X | | 1 | 1 | 1 |

Figure: (b) K-map for function C

The simplified Boolean expression of the outputs are,

$$S = \bar{X}\bar{A}\bar{B} + \bar{X}\bar{A}B + X\bar{A}\bar{B} + XAB$$

$$\text{and, } C = AB + BX + AX$$

The logic diagram for the above function is shown below;




Figure: Full adder





Figure: Logic circuit diagram of full adder

$$\begin{aligned} S &= \bar{X}\bar{A}\bar{B} + \bar{X}\bar{A}B + X\bar{A}\bar{B} + XAB \\ &= \bar{X}(\bar{A}\bar{B} + A\bar{B}) + X(\bar{A}\bar{B} + AB) = \bar{X}(A \oplus B) + X(\bar{A} \oplus B) = X \oplus A \oplus B \end{aligned}$$

$$\begin{aligned} \text{and, } C &= AB + BX + AX \\ &= AB + X(AB + A\bar{B} + AB + \bar{A}B) \\ &= AB + X(AB + A\bar{B} + \bar{A}B) \\ &= AB + XAB + X(\bar{A}B + \bar{B}A) \\ &= AB + X(A \oplus B) \end{aligned}$$

Logic diagram according to modified expression is,



This contains a reduced number of gates as well as type of gates. Also if compared with a half adder circuit, the full adder circuit can be formed with two half adders and one OR gate.




Figure: Logic implementation of a full adder with half adders

5.2.2 Subtractor

A. Half-subtractor

A half subtractor is a combinational circuit that can be used to subtract one binary digit from another to produce difference output and a Borrow output. The Borrow output here specifies whether a '1' has been borrowed to perform the subtraction. The truth table of a half subtractor is shown below:

| Input variables | | Output variables | |
|-----------------|---|------------------|---|
| X | Y | D | B |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |

By considering the minterms of the truth table, Boolean expressions of the outputs D and B can be written as,

$$D = \bar{X}Y + X\bar{Y} \text{ and } B = \bar{X}Y$$




Figure: Logic diagram to realize half subtractor circuit

B. Full Subtractor

A full subtractor performs subtraction operation on two bits, a minuend and a subtrahend and also takes into consideration whether a '1' has already been borrowed by the previous adjacent lower minuend bit or not. As a result, there are three bits to be handled at the input of a full subtractor, namely the two bits to be subtracted and a borrow bit. Let us designate the input variables minuend as X, subtrahend as Y and previous borrow as Z and outputs difference as D and borrow as B. Eight different input combinations are possible for three input variables. The truth table is shown below;

| Input variables | | | Outputs | |
|-----------------|---|---|---------|---|
| X | Y | Z | D | B |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Karnaugh maps are prepared to derive simplified Boolean expressions of D and B as,

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|-----------|------------------|------------|------|------------|
| \bar{X} | | 1 | | 1 |
| X | 1 | | 1 | |

Figure: Map for function D

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|-----------|------------------|------------|------|------------|
| \bar{X} | | 1 | 1 | 1 |
| X | | | 1 | |

The simplified Boolean expression of the outputs are,

$$S = \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + XY\bar{Z} + XYZ$$

$$\text{and, } C = \bar{X}Z + \bar{X}Y + YZ$$

Figure below contains two input NAND gates and three input OR gates and four input OR gates.





Figure (a)




The Boolean expressions of D and B are modified as follows,

$$\begin{aligned} D &= \bar{X}\bar{Y}Z + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + XYZ \\ &= \bar{X}(\bar{Y}Z + Y\bar{Z}) + X(Y\bar{Z} + YZ) \\ &= \bar{X}(Y \oplus Z) + X(Y \oplus Z) \\ &= X \oplus Y \oplus Z \end{aligned}$$

and, $B = \bar{X}Z + \bar{X}Y + YZ$

$$\begin{aligned} &= \bar{X}Y + Z(\bar{X} + Y) \\ &= \bar{X}Y + Z(\bar{X}Y + \bar{X}\bar{Y} + XY + \bar{X}Y) \\ &= \bar{X}Y + Z(\bar{X}Y + \bar{X}\bar{Y} + XY) \\ &= \bar{X}Y + \bar{X}YZ + Z(\bar{X}Y + XY) \\ &= \bar{X}Y + Z(\bar{X} \oplus Y) \end{aligned}$$

Logic diagram according to the modified expression is,



5.3 CODE CONVERSION

The availability of a large variety of codes for the same discrete elements of information results in the use of different codes by different digital systems. It is sometimes necessary to use the output of one system as the input to another. A conversion circuit must be inserted between the two systems if each uses different codes for the same information. Thus, a code converter is a circuit that makes the two systems compatible even though each uses a different binary code.

To convert from binary code A to binary code B, the input lines must supply the bit combination of elements as specified by code A and the output lines must generate the corresponding bit combination of code B. A combinational circuit performs this transformation by means of logic gates.

5.3.1 Binary-to-gray Converter

The bit combinations of 4-bit binary code and its equivalent bit combinations of gray code are listed in table below;

| Binary | | | | Gray | | | |
|--------|---|---|---|------|---|---|---|
| A | B | C | D | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 3 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 4 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 5 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 7 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 8 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 9 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 10 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 11 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 12 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 13 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 14 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

The four bits of binary numbers are designated A, B, C and D and gray code bits are designated as W, X, Y and Z. The K-map are shown as,

| $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------|------|------------|
| $\bar{A}\bar{B}$ | | | |
| $\bar{A}B$ | | | |
| AB | 1 | 1 | 1 |
| $A\bar{B}$ | 1 | 1 | 1 |

Figure: K-map for W

| $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------|------|------------|
| $\bar{A}\bar{B}$ | | | |
| $\bar{A}B$ | 1 | 1 | 1 |
| AB | | | |
| $A\bar{B}$ | 1 | 1 | 1 |

Figure: K-map for X

| $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------|------|------------|
| $\bar{A}\bar{B}$ | | 1 | 1 |
| $\bar{A}B$ | 1 | 1 | |
| AB | 1 | 1 | |
| $A\bar{B}$ | | 1 | 1 |

Figure: K-map for Y

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | $C\bar{D}$ | CD |
|------------|------------------|------------|------------|------|
| $A\bar{B}$ | | 1 | | |
| $\bar{A}B$ | | 1 | | |
| AB | | | 1 | |
| $A\bar{B}$ | | | 1 | |

Figure: K-map for Z

From the K-map, we get,

$$W = A$$

$$Y = \bar{B}\bar{C} + \bar{B}C = B \oplus C$$

$$X = \bar{A}\bar{B} + A\bar{B} = A \oplus B$$

$$Z = \bar{C}\bar{D} + \bar{C}D = C \oplus D$$




Figure: Circuit diagram

5.3.2 Gray to Binary Converter

Using the same conversion table, the K-maps are formed as,

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | | | |
| $\bar{W}X$ | | | | |
| WX | 1 | 1 | 1 | 1 |
| $W\bar{X}$ | 1 | 1 | 1 | 1 |

Figure: K-map for A

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | | | |
| $\bar{W}X$ | 1 | 1 | 1 | 1 |
| WX | | | | |
| $W\bar{X}$ | 1 | 1 | 1 | 1 |

Figure: K-map for B

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | | 1 | 1 |
| $\bar{W}X$ | 1 | 1 | | |
| WX | | | 1 | 1 |
| $W\bar{X}$ | 1 | 1 | | |

Figure: K-map for C

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | (1) | | (1) |
| $\bar{W}X$ | (1) | | (1) | |
| WX | | (1) | | (1) |
| $W\bar{X}$ | (1) | | (1) | |

Figure: K-map for D

The Boolean expression are,

$$A = W$$

$$B = \bar{W}X + W\bar{X} = W \oplus X$$

$$C = \bar{W}\bar{X}Y + \bar{W}X\bar{Y} + WXY + W\bar{X}\bar{Y}$$

$$= \bar{W}(\bar{X}Y + X\bar{Y}) + W(XY + \bar{X}\bar{Y})$$

$$= \bar{W}(X \oplus Y) + W(X \oplus Y)$$

$$= W \oplus X \oplus Y \text{ or } B \oplus Y$$

$$D = \bar{W}\bar{X}\bar{Y}Z + \bar{W}\bar{X}Y\bar{Z} + \bar{W}X\bar{Y}\bar{Z} + \bar{W}XYZ + WX\bar{Y}\bar{Z} + WXY\bar{Z}$$

$$+ W\bar{Y}\bar{Z} + W\bar{X}YZ$$


$$= \bar{W}\bar{X}(\bar{Y}Z + Y\bar{Z}) + \bar{W}X(\bar{Y}\bar{Z} + YZ) + WX(\bar{Y}Z + Y\bar{Z}) + W\bar{X}(\bar{Y}\bar{Z} + YZ)$$

$$= \bar{W}\bar{X}(Y \oplus Z) + \bar{W}X(Y \oplus Z) + WX(Y \oplus Z) + W\bar{X}(Y \oplus Z)$$

$$= (W \oplus X)(Y \oplus Z) + (\bar{W} \oplus \bar{X})(Y \oplus Z)$$

$$= W \oplus X \oplus Y \oplus Z \text{ or } C \oplus Z$$

The circuit diagram of a gray to binary code converter is,



5.3.3 BCD (8-4-2-1) to Excess-3 Code Converter

BCD is an abbreviation for binary-coded-decimal. BCD is a numeric code in which each digit of a decimal number is represented by a separate group of bits. It is called 8-4-2-1 code because the weights associated with 4 bits are 8-4-2-1 from left to right. This means that, bit 3 has weight 8, bit 2 has weight 4, bit 1 has weight 2 and bit 0 has weight 1.

The bit combinations of both BCD and Excess-3 codes represent decimal digits from 0 to 9. Therefore, each of the code systems contains four bits and so there must be four input variables and four output variables. Figure below provides the list of the bits combinations or truth table and equivalent decimal number. The symbols A, B, C and D are designated as the bits of the Excess-3 code system. It may be noted that though 16 combinations are possible from four bits, both code systems use only 10 combinations. The rest of the bit combinations never occur and are treated as don't care conditions.

| Decimal equivalent | BCD code | | | | Excess-3 code | | | |
|--------------------|----------|---|---|---|---------------|---|---|---|
| | A | B | C | D | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 5 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 7 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 8 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

For the BCD to excess-3 converter, A, B, C, D are input variable and W, X, Y, Z are output variables. The K-map are,

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|----|------------|
| $\bar{A}\bar{B}$ | | | | |
| $\bar{A}B$ | | 1 | 1 | 1 |
| AB | X | X | X | X |
| $A\bar{B}$ | 1 | 1 | X | X |

Figure: K-map for W

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|----|------------|
| $\bar{A}\bar{B}$ | | 1 | 1 | 1 |
| $\bar{A}B$ | 1 | | | |
| AB | X | X | X | X |
| $A\bar{B}$ | | 1 | X | X |

Figure: K-map for X

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|----|------------|
| $\bar{A}\bar{B}$ | 1 | | 1 | |
| $\bar{A}B$ | 1 | | | 1 |
| AB | 1 | X | X | X |
| $A\bar{B}$ | 1 | | 1 | X |

Figure: K-map for Y


| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|----|------------|
| $\bar{A}\bar{B}$ | 1 | | | 1 |
| $\bar{A}B$ | 1 | | | 1 |
| AB | X | X | X | X |
| $A\bar{B}$ | 1 | | X | X |

Figure: K-map for Z

The simplified Boolean expression of W, X, Y and Z are,

$$\begin{aligned} W &= A + BC + BD \\ X &= \bar{B}C + \bar{B}D + B\bar{C}\bar{D} \\ Y &= CD + \bar{C}\bar{D} \\ Z &= \bar{D} \end{aligned}$$

The logic diagram of a BCD to Excess-3 converter circuit is shown below,




The alternative circuit diagram can be made after the following modification on the Boolean expression.

$$W = A + BC + BD + A + B(C + D)$$

$$X = \bar{B}C + \bar{B}D + \bar{B}\bar{C}\bar{D} = \bar{B}(C + D) + \bar{B}\bar{C}\bar{D} = \bar{B}(C + D) + B(\bar{C} + \bar{D})$$

$$Y = CD + \bar{C}\bar{D} = CD + (\bar{C} + \bar{D})$$

$$Z = \bar{D}$$



5.3.4 Excess-3 to BCD (8-4-2-1) Code Converter

To construct the excess-3 to BCD converter circuit, a similar truth table as in case of BCD to excess-3 code may be used. In this case W, X, Y, Z are considered as input variable and A, B, C and D are termed as output variables. The required K-map are prepared as per figures as shown below;

| $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | X | X | |
| $\bar{W}X$ | | | |
| WX | 1 | X | X |
| $W\bar{X}$ | | | 1 |

Figure: K-map for A

| $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | X | X | |
| $\bar{W}X$ | | | |
| WX | | X | X |
| $W\bar{X}$ | 1 | 1 | |

Figure: K-map for B

| $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | X | X | |
| $\bar{W}X$ | | 1 | |
| WX | 1 | X | X |
| $W\bar{X}$ | | 1 | |

Figure: K-map for C

| $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | X | X | |
| $\bar{W}X$ | 1 | | |
| WX | 1 | X | X |
| $W\bar{X}$ | 1 | | X |

Figure: K-map for D

The Boolean expression of the outputs are


$$A = WX + WYZ$$

$$C = \bar{Y}Z + Y\bar{Z}$$

$$B = \bar{X}\bar{Y} + \bar{X}\bar{Z} + XYZ$$

$$D = \bar{Z}$$

The logic diagram of an Excess-3 to BCD converter is shown below,




The alternative circuit diagram of above figure can be made after the following modification on the above Boolean expressions.

$$A = WX + WYZ = W(X + YZ)$$

$$B = \bar{X}\bar{Y} + \bar{X}\bar{Z} + XYZ = \bar{X}(\bar{Y} + \bar{Z}) + XYZ = \bar{X}(\bar{Y}Z) + XYZ$$

$$C = \bar{Y}Z + Y\bar{Z}$$

$$D = \bar{Z}$$



5.4 ANALYSIS PROCEDURE

The design of combinational circuit starts from the verbal specifications of a required function and culminates with a set of output Boolean function or logic diagram. The analysis of a combinational circuit is somewhat the reverse process. It starts with a given logic diagram and culminates with a set of Boolean functions, a truth table or a verbal explanation of the circuit operation. If the logic diagram to be analyzed is accompanied by a function name or an explanation of what it is assumed to accomplish then the analysis problem reduces to a verification of the stated function.

The first step in the analysis is to make sure that the given circuit is combinational and not sequential. The diagram of combinational circuit has logic gates with no feedback paths or memory elements. A feedback path is a connection from the output of one gate to the input of a second gate that forms part of the input to the first gate.

Once the logic diagram is verified as a combinational circuit, one can proceed to obtain the output Boolean functions and/or the truth table. If

the circuit is accompanied by a verbal explanation of its function, then the Boolean functions or the truth table is sufficient for verification. If the function of the circuit is under investigation, then it is necessary to interpret the operation of the circuit from the derived truth table. The success of such investigation is enhanced if one has previous experience and familiarity with a wide variety of digital circuits. To obtain the output Boolean functions from a logic diagram, proceed as follows;

- Label with arbitrary symbols all gate outputs that are a function of the input variables. Obtain the Boolean functions for each gate.
- Label with other arbitrary symbols those gates that are a function of input variable and/or previously labeled gates. Find the Boolean functions for these gates.
- Repeat the process outlined in step until the outputs of the circuits are obtained.
- By repeated substitution of previously defined functions obtain the output Boolean functions in terms of input variables only.

The derivation of truth table for the circuit is straight forward process once the output Boolean functions are known. To obtain the truth table directly from the logic diagram without going through the derivations of the Boolean functions, proceed as follows;

- Determine the number of input variables to the circuit. For n inputs, form the 2^n possible input combinations of 1's and 0's by listing the binary number 0 to $2^n - 1$.
- Label the output of selected gates with arbitrary symbols.
- Obtain the truth table for the outputs of those gates that are a function of the input variables only.
- Proceed to obtain the truth table for the outputs of those gates that are a function of previously defined values until the columns for all outputs are determined.

5.5 MULTILEVEL NAND AND NOR CIRCUITS

Combinational circuits are more frequently constructed with NAND or NOR gates rather than AND and OR gates. NAND and NOR gates are more common from the hardware point of view because they are readily available in the integrated-circuit form. Because of the prominence of NAND and NOR gates in the design of combinational circuits, it is important to be able to recognize the relationships that exists between circuits constructed with AND-OR gates and their equivalent NAND or NOR diagrams.

A. Multilevel NAND Circuits

One possible way to implement a Boolean function with NAND gates is to obtain the simplified Boolean function in terms of Boolean operators and then convert the function to NAND logic. The conversion of an algebraic expression from AND, OR and complement to NAND can be

done by simple circuit manipulation techniques that change AND-OR diagrams to NAND diagrams.

To facilitate the conversion to NAND logic, it is convenient to use the two alternate graphic symbols. The AND-invert graphic symbol consists of an AND graphic symbol followed by a small circle. The invert-OR graphic symbol consists of an OR graphic symbol that is preceded by small circles in all the inputs. Either symbol can be used to represent a NAND gate.




Figure: (a) AND-Invert




Figure: (b) Invert-OR

Figure: Two graphic symbols for a NAND gate

To obtain a multilevel NAND diagram from a Boolean expression, proceed as follows,

- From the given Boolean expression, draw the logic diagram with AND, OR and inverter gates. Assume that both normal and complement inputs are available.
- Convert all AND gates to NAND gates with AND-invert graphic symbols.
- Convert all OR gates to NAND gates with invert-OR graphic symbols.
- Check all small circles in the diagram. For every small circle that is not compensated by another small circle along the same line, insert an inverter (one input NAND gate) or complement the input variable.

As an example, consider the Boolean function $F = (CD + E)(A + \bar{B})$.

The AND-OR implementation is shown below with three levels of gating.




Figure: AND-OR diagram

The conversion into a NAND circuit is presented in below figure. The three additional small circles associated with inputs E, A and \bar{B} causes these three literals to be complemented to \bar{E} , \bar{A} and B. The small circle in the last NAND gate complements the output, so we need to insert an inverter gate at the output, so we need to insert an inverter gate at the output in order to complement the signal again and obtain the original value. In general, the number of NAND gates required to implement a

Boolean expression is equal to the number of AND-OR gates except for an occasional inverter. This is true provided both the normal and complement inputs are available, because the conversion forces certain input variables to be complemented.




Figure: NAND diagram




Figure: Alternate NAND diagram

B. Multilevel NOR Circuits

The NOR function is the dual of the NAND. For this reason, all procedures and rules for NOR logic form a dual of the corresponding procedures and rules developed for NAND logic. The two graphic symbols for the NOR gate are shown below. The OR-invert symbol defines the NOR operation as an OR followed by a complement. The invert-AND symbol complements each input and then performs an AND operation. The two symbols designate the same NOR operation and are logically identical because of Demorgans theorem.




Figure: (a) OR-Invert



Figure: (b) Invert-AND

The procedure for implementing a Boolean function with NOR gates is similar to the procedure outlined in the previous section for NAND gates.

- Draw the AND-OR logic diagram from the given algebraic expression. Assume that both the normal and complement inputs are available.
- Convert all OR gates to NOR gates with OR-invert graphic symbols.
- Convert all AND gates to NOR gates with invert-AND graphic symbols.

- iv) Any small circle that is not compensated by another small circle along the same needs an inverter or the compensation of the input variable. The procedure is illustrated below for the Boolean function, $F = (AB + E)(C + D)$. The AND-OR implementation of the expression is shown in the logic diagram below;




Figure: AND-OR diagram

For each OR gate, we substitute a NOR gate with the OR-invert graphic symbol. For each AND gate, we substitute a NOR gate with the invert-AND graphic symbol. The two small circles associated with inputs A and B cause these two variables to be complemented to \bar{A} and \bar{B} respectively. The NOR diagram is shown below;




Figure: NOR diagram




Figure: Alternate NOR diagram

In general, the number of NOR gates required to implement a Boolean function will be the same as the number of gates in the AND-OR diagram. This is true provided both the normal and complement inputs are available because the conversion may require that certain input variables be complemented.

5.6 PARITY GENERATION AND CHECKING

Parity is a very useful tool in information processing in digital computers to indicate any presence of error in bit information. External noise and loss of signal strength cause loss of data bit information while transporting data from one device to other device, located inside the computer or externally. To indicate any occurrence of error, an extra bit is included with the message according to the total number of 1s in a set of data, which is called parity. If the extra bit is considered 0 if the total number of 1s is even and 1 for odd quantities if 1s in a set of data, then it is called even parity, on the other hand, if the extra bit is 1 for even quantities of 1s and 0 for an odd number of 1s, then it is called odd parity.

5.6.1 Parity Generator

A parity generator is a combination logic system to generate the parity bit at the transmitting side. A table in figure illustrates even parity as well as odd parity for a message consisting of four bits.

| Four bit message, $D_3 D_2 D_1 D_0$ | Even parity (P_e) | Odd parity (P_o) |
|-------------------------------------|-----------------------|----------------------|
| 0000 | 0 | 1 |
| 0001 | 1 | 0 |
| 0010 | 1 | 0 |
| 0011 | 0 | 1 |
| 0100 | 1 | 0 |
| 0101 | 0 | 1 |
| 0110 | 0 | 1 |
| 0111 | 1 | 0 |
| 1000 | 1 | 0 |
| 1001 | 0 | 1 |
| 1010 | 0 | 1 |
| 1011 | 1 | 0 |
| 1100 | 0 | 1 |
| 1101 | 1 | 0 |
| 1110 | 1 | 0 |
| 1111 | 0 | 1 |

If the message bit combination is designated as $D_3 D_2 D_1 D_0$ and P_e and P_o are the even and odd parity respectively, then it is obvious from the table that the Boolean expressions of even parity and odd parity are,

$$P_e = D_3 \oplus D_2 \oplus D_1 \oplus D_0, \quad P_o = (\bar{D}_3 \oplus \bar{D}_2 \oplus \bar{D}_1 \oplus \bar{D}_0)$$

These can be confirmed by Karnaugh maps also. The logic diagram are shown below;




Figure: Even parity generator




Figure: Odd parity generator

The above illustration is given for a message with four bits of information. However the logic diagrams can be expanded with more XOR gates for any number of bits.

5.6.2 Parity Checker

The message bits with the parity bit are transmitted to their destination where they are applied to a parity checker circuit. The circuit that checks the parity at the receiver side is called the parity checker. The parity checker circuit produces a check bit and is very similar to the parity generator circuit. If the check bit is 1, then it is assumed that the received data is incorrect. The check bit will be 0 if the received data is correct.

| 4-bit message D ₃ D ₂ D ₁ D ₀ | Even parity (P _e) | Even parity checker (C _e) |
|---|-------------------------------|---------------------------------------|
| 0000 | 0 | 0 |
| 0001 | 1 | 0 |
| 0010 | 1 | 0 |
| 0011 | 0 | 0 |
| 0100 | 1 | 0 |
| 0101 | 0 | 0 |
| 0110 | 0 | 0 |
| 0111 | 1 | 0 |
| 1000 | 1 | 0 |
| 1001 | 0 | 0 |
| 1010 | 1 | 0 |
| 1011 | 0 | 0 |
| 1100 | 1 | 0 |
| 1101 | 0 | 0 |
| 1110 | 0 | 0 |
| 1111 | 1 | 0 |

Figure: Even parity checker

| 4-bit message D ₃ D ₂ D ₁ D ₀ | Even parity (P ₀) | Even parity checker (C ₀) |
|---|-------------------------------|---------------------------------------|
| 0000 | 1 | 0 |
| 0001 | 0 | 0 |
| 0010 | 0 | 0 |
| 0011 | 1 | 0 |
| 0100 | 0 | 0 |
| 0101 | 1 | 0 |
| 0110 | 1 | 0 |
| 0111 | 0 | 0 |
| 1000 | 0 | 0 |
| 1001 | 1 | 0 |
| 1010 | 1 | 0 |
| 1011 | 0 | 0 |
| 1100 | 1 | 0 |
| 1101 | 0 | 0 |
| 1110 | 0 | 0 |
| 1111 | 1 | 0 |

The check bit is 0 for all the bit combinations of correct data. For incorrect data, the parity check bit will be another logic value. Parity checker circuits are the same as parity generator circuits.




Figure: Even parity checker




Figure: Odd parity checker

Example 1

Find the squares of 3-bit numbers.

Solution:

With three bits a maximum of eight combinations are possible with decimal equivalents of 0 to 7. By squaring of the decimal numbers the maximum decimal number produced is 49, which can be formed with six bits. A truth table is prepared as,

| Decimal equivalent | Input variables | | | Output variables | | | | | |
|--------------------|-----------------|---|---|------------------|---|---|---|---|---|
| | X | Y | Z | A | B | C | D | E | F |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 | 4 | 0 | 0 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 | 9 | 0 | 0 | 1 | 0 | 0 |
| 4 | 1 | 0 | 0 | 16 | 0 | 1 | 0 | 0 | 1 |
| 5 | 1 | 0 | 1 | 25 | 0 | 1 | 1 | 0 | 0 |
| 6 | 1 | 1 | 0 | 36 | 1 | 0 | 0 | 1 | 0 |
| 7 | 1 | 1 | 1 | 49 | 1 | 1 | 0 | 0 | 1 |

K-maps for each of the output variables are,

| \bar{X} | $\bar{Y}\bar{Z}$ | | $\bar{Y}Z$ | | YZ | | $Y\bar{Z}$ | |
|-----------|------------------|--|------------|--|------|--|------------|--|
| | X | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |

Figure: K-map for A

| \bar{X} | $\bar{Y}\bar{Z}$ | | $\bar{Y}Z$ | | YZ | | $Y\bar{Z}$ | |
|-----------|------------------|--|------------|--|------|--|------------|--|
| | X | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |

Figure: K-map for B

| \bar{X} | $\bar{Y}\bar{Z}$ | | $\bar{Y}Z$ | | YZ | | $Y\bar{Z}$ | |
|-----------|------------------|--|------------|--|------|--|------------|--|
| | X | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |

Figure: K-map for C

| \bar{X} | $\bar{Y}\bar{Z}$ | | $\bar{Y}Z$ | | YZ | | $Y\bar{Z}$ | |
|-----------|------------------|--|------------|--|------|--|------------|--|
| | X | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |

Figure: K-map for D

| \bar{X} | $\bar{Y}\bar{Z}$ | | $\bar{Y}Z$ | | YZ | | $Y\bar{Z}$ | |
|-----------|------------------|--|------------|--|------|--|------------|--|
| | X | | | | | | | |
| | | | | | | | | |
| | | | | | | | | |

Figure: K-map for E

| $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------|------|------------|
| \bar{X} | 1 | 1 | |
| X | 1 | | 1 |

Figure: K-map for F

The Boolean expression of the output variables are,

$$A = XY$$

$$B = X\bar{Y} + XZ$$


$$C = \bar{X}YZ + X\bar{Y}Z = (\bar{X}Y + X\bar{Y})Z$$

$$D = Y\bar{Z}$$

$$E = 0$$

$$F = Z$$

The circuit diagram of the combinational network to obtain squares of three bit numbers is shown below;

**Example 2**

Design a combinational circuit for converting 2421 code to BCD code.

Solution:

Both the 2421 code and BCD code are 4 bit codes and represent the decimal equivalents 0 to 9. The truth table to design the converter circuit is,

| Decimal equivalent | Input variable | | | | Output variable | | | |
|--------------------|----------------|---|---|---|-----------------|---|---|---|
| | 2421 code | | | | BCD code | | | |
| | W | X | Y | Z | A | B | C | D |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 7 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 8 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 9 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |

K-maps to obtain the simplified expressions of the output functions are shown below;

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | | | |
| $\bar{W}X$ | | X | X | X |
| WX | | | 1 | 1 |
| $W\bar{X}$ | X | X | | X |

Figure: K-map for A

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | | | |
| $\bar{W}X$ | | 1 | X | X |
| WX | 1 | 1 | | |
| $W\bar{X}$ | X | X | 1 | X |

Figure: K-map for B

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | | 1 | 1 |
| $\bar{W}X$ | | X | X | X |
| WX | 1 | 1 | | |
| $W\bar{X}$ | X | X | | X |

Figure: K-map for C

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | 1 | 1 | |
| $\bar{W}X$ | | X | X | X |
| WX | | 1 | 1 | |
| $W\bar{X}$ | X | X | 1 | X |

Figure: K-map for D


The Boolean expression for the output functions are,

$$A = XY$$

$$B = X\bar{Y} + W\bar{X}$$

$$C = \bar{W}Y + W\bar{Y}$$

$$D = Z$$

**Example 3**

Design a combinational circuit that converts 2421 code to 84-2-1 code and also the converter circuit for 84-2-1 code to 2421 code.

Solution:

Both the codes represent binary codes for decimal digits 0 to 9. Let, A, B, C and D be represented as 2421 code variables and W, X, Y and Z be variables for 84-2-1. The truth table is shown below;

| 2421 code | | | | 84-2-1 code | | | |
|-----------|---|---|---|-------------|---|---|---|
| A | B | C | D | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

The K-map for W, X, Y, Z are,

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|----|------------|
| $\bar{A}\bar{B}$ | | | | |
| $\bar{A}B$ | | X | X | X |
| AB | 1 | 1 | 1 | 1 |
| A \bar{B} | X | X | 1 | X |

Figure: K-map for W

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|----|------------|
| $\bar{A}\bar{B}$ | 1 | 1 | 1 | 1 |
| $\bar{A}B$ | 1 | X | X | X |
| AB | | | 1 | |
| A \bar{B} | X | X | | X |

Figure: K-map for X

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|----|------------|
| $\bar{A}\bar{B}$ | | 1 | | 1 |
| $\bar{A}B$ | | X | X | X |
| AB | 1 | | 1 | |
| A \bar{B} | X | X | 1 | X |

Figure: K-map for Y

| | $\bar{C}\bar{D}$ | $\bar{C}D$ | CD | $C\bar{D}$ |
|------------------|------------------|------------|----|------------|
| $\bar{A}\bar{B}$ | | 1 | 1 | |
| $\bar{A}B$ | | X | X | X |
| AB | | 1 | 1 | |
| A \bar{B} | X | X | 1 | X |

Figure: K-map for Z

The Boolean expressions for a 2421 to 84-2-1 code converter are,


$$W = A$$

$$X = \bar{A}B + \bar{A}C + \bar{A}D + BCD = \bar{A}(B + C + D) + BCD$$

$$Y = \bar{A}\bar{C}\bar{D} + ACD + \bar{A}\bar{C}D + \bar{A}CD$$

$$Z = D$$

The circuit diagram for 2421 to 84-2-1 code converter is shown below,



To design the 84-2-1 code to 2421 code converter, the K-map for the variable A, B, C and D in respect W, X, Y and Z shown below.

| $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | X | X |
| $\bar{W}X$ | | | |
| WX | X | X | 1 |
| W \bar{X} | 1 | 1 | 1 |

Figure: K-map for A

| $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | | X | X |
| $\bar{W}X$ | 1 | | |
| WX | X | X | 1 |
| W \bar{X} | 1 | 1 | 1 |

Figure: K-map for B

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | X | X | | X |
| $\bar{W}X$ | | 1 | | |
| WX | X | X | 1 | X |
| $W\bar{X}$ | 1 | | 1 | |

Figure: K-map for C

| | $\bar{Y}\bar{Z}$ | $\bar{Y}Z$ | YZ | $Y\bar{Z}$ |
|------------------|------------------|------------|------|------------|
| $\bar{W}\bar{X}$ | X | X | | X |
| $\bar{W}X$ | | 1 | 1 | |
| WX | X | X | 1 | X |
| $W\bar{X}$ | 1 | | 1 | |

Figure: K-map for D

The Boolean expressions for an 84-2-1 to 2421 code converter are,


$$A = W$$

$$B = WX + W\bar{Y} + X\bar{Y}\bar{Z} + WY\bar{Z}$$

$$C = W\bar{Y}\bar{Z} + WYZ + X\bar{Y}Z + XY\bar{Z}$$

$$D = Z$$

The combinational circuit for an 84-2-1 to 2421 code converter is shown below;



EXAMINATION QUESTION SOLUTIONS

1. Design a combinational circuit with three inputs and one output. The output is equal to logic 1 when the binary value of the input is less than 3. The output is logic 0 otherwise. [2011/S]

Solution:

| Input | | | Output |
|-------|---|---|--------|
| A | B | C | D |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 |


K-map

| BC | | $\bar{B}C$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|----|-----------|------------|------------|----|------------|
| A | \bar{A} | 1 | 1 | 0 | 1 |
| A | 0 | 0 | 0 | 0 | 0 |

For K-map

$$D = \bar{A}\bar{B} + \bar{A}\bar{C}$$

Combinational circuit is,



2. Design a binary to gray code converter circuit using the minimum number of logic gates. Use the four variable input and four variable output case. [2011/S, 2019/F]

Solution: See the topic 5.3.1.

3. Design a code converter circuit which converts 84-2-1 code to binary. [2011/F, 2012/S]

Solution:

Let A, B, C, D and W, X, Y, Z represent 84-2-1 code and binary code respectively.

| Decimal equivalent | 84-2-1 | | | | Binary | | | |
|--------------------|--------|---|---|---|--------|---|---|---|
| | A | B | C | D | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 3 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 6 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 7 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 9 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 10 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 11 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 12 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |

The remaining of A, B, C, D for which 84-2-1 code is not defined are treated as don't care conditions. The don't care conditions are 0001, 0010 and 0011.

K-map;

For W,

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | X | X | X |
| 01 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 0 | 0 | 0 |

$$W = AB + A\bar{C}\bar{D}$$

For X,

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | X | X | X |
| 01 | 1 | 0 | 0 | 0 |
| 11 | 0 | 0 | 0 | 0 |
| 10 | 0 | 1 | 1 | 1 |

$$X = \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}D + A\bar{B}C$$

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | X | X | X |
| 01 | 0 | 1 | 0 | 1 |
| 11 | 0 | 1 | 0 | 1 |
| 10 | 0 | 1 | 0 | 1 |

$$Y = \bar{C}D$$

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | X | X | X |
| 01 | 0 | 1 | 1 | 0 |
| 11 | 0 | 1 | 1 | 1 |
| 10 | 0 | 1 | 1 | 0 |

$$Z = D$$




Figure: 84-2-1 code to binary converter

4. Design a circuit diagram to generate and check the odd parity.
[2012/S]

Solution:

See the topic 5.6.1 and 5.6.2 [odd parity generator and checker only]

5. Design a code conversion circuit which converts BCD (84-2-1) to Excess-3 code. [2012/F, 2014/F, 2019/S]

Solution: See the topic 5.3.3.

6. Design a code converter circuit to convert 84-2-1 code to gray codes. [2012/F]

Solution:

Let A, B, C, D and W, X, Y, Z denote 84-1-2 and gray code respectively.

| Decimal equivalent | 84-2-1 | | | | Binary Gray | | | |
|--------------------|--------|---|---|---|-------------|---|---|---|
| | A | B | C | D | W | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 2 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 3 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 5 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 6 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 7 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 8 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 9 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 10 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 11 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 12 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |

For W:

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | X | X | X |
| 01 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 1 |

$$\therefore W = A$$

For X,

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | X | X | X |
| 01 | 1 | 1 | 1 | 1 |
| 11 | 0 | 0 | 0 | 0 |
| 10 | 1 | 1 | 1 | 1 |

$$X = \bar{A}B + A\bar{B} = A \oplus B$$


| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | X | X | X |
| 01 | 1 | 1 | 0 | 0 |
| 11 | 1 | 1 | 0 | 0 |
| 10 | 0 | 0 | 1 | 1 |

$$Y = B\bar{C} + \bar{B}C = B \oplus C$$

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | X | X | X |
| 01 | 0 | 1 | 0 | 1 |
| 11 | 0 | 1 | 0 | 1 |
| 10 | 0 | 1 | 0 | 1 |

$$Z = \bar{C}\bar{D} + C\bar{D} = C \oplus D$$

Circuit diagram;



7. Design even parity generator when a 3 bit message contains cycle code. [2013/S]

Solution:

A cycle code is a block code, where the circular shifts of each code word gives another word that belongs to the code. They are error correcting codes that have algebraic properties that are convenient for efficient error detection and correction.

8. Design a combinational circuit which takes three input numbers and produces an output equal to square of the input. [2013/S]

Solution: See the Example 1.

9. Design a combinational circuit with four input lines that represent a decimal digit in BCD and four output lines that generate the 9's complement of the input digit. [2013/S]

Solution:

Let, A, B, C, D and W, X, Y, Z denote BCD and its 9's complement respectively.

| D.E | BCD Code | | | | 9's complement | | | | D.E |
|-----|----------|---|---|---|----------------|---|---|---|-----|
| | A | B | C | D | W | X | Y | Z | |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 9 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 8 |
| 2 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 7 |
| 3 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 6 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 5 |
| 5 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 4 |
| 6 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 3 |
| 7 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 2 |
| 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |

K-map

For W,

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 1 | 1 | 0 | 0 |
| 01 | 0 | 0 | 0 | 0 |
| 11 | X | X | X | X |
| 10 | 0 | 0 | X | X |

$$W = \overline{A} \overline{B} \overline{C}$$

For X,

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | 0 | 1 | 1 |
| 01 | 1 | 1 | 0 | 0 |
| 11 | X | X | X | X |
| 10 | 0 | 0 | X | X |


$$X = \overline{B} \overline{C} + \overline{B} C = B \oplus C$$

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | 0 | 1 | 1 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | X | X | X | X |
| 10 | 0 | 0 | X | X |

$$Y = C$$

| AB | CD | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 1 | 0 | 0 | 1 |
| 01 | 1 | 0 | 0 | 1 |
| 11 | X | X | X | X |
| 10 | 1 | 0 | X | X |

$$Z = \overline{D}$$



10. Design a combinational circuit that accepts a 3 bit number as input and generates the output binary equal to the 2's complement of input number. [2014/S]

Solution: Let, A, B, C and X, Y, Z denotes input 3-bit number and its 2's complement respectively.

Truth Table:

| A | B | C | Output | | |
|---|---|---|--------|---|---|
| | | | X | Y | Z |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 |

K-map
For X,

| | | BC | 00 | 01 | 11 | 10 | |
|---|---|----|---|----|----|----|---|
| | | A | 0 | 0 | 1 | 1 | 1 |
| | | A | 1 | 1 | 0 | 0 | 0 |
| ∴ | X | = | $A\bar{B}\bar{C} + \bar{A}B + \bar{A}C$ | | | | |


For Y,

| | | BC | 00 | 01 | 11 | 10 | |
|---|---|----|------------------------------------|----|----|----|---|
| | | A | 0 | 0 | 1 | 0 | 1 |
| | | A | 1 | 0 | 1 | 0 | 1 |
| ∴ | Y | = | $\bar{B}C + B\bar{C} = B \oplus C$ | | | | |

For Z,

| | | BC | 00 | 01 | 11 | 10 | |
|---|---|----|----|----|----|----|---|
| | | A | 0 | 0 | 1 | 1 | 0 |
| | | A | 1 | 0 | 1 | 1 | 1 |
| ∴ | Z | = | C | | | | |

Circuit diagram;



11. Write short notes on parity checker.

Solution: See the 5.6.2.

[2014/F]

12. Design a combinational circuit that converts a decimal digit from the 2421 code to 8 4-2-1 code to binary. [2014/F, 2015/S]


Solution: See the example number 3.

13. Design a single combinational logic circuit that performs the addition of two input bits (A and B) when third input bit C is set to 0 whereas the same circuit performs the subtraction of same two input bits when C is set to 1. [2015/F]

Solution:
A and B are two input bits and third input bit is C (act as switch).

| Input | | | Output |
|-------|---|---|---------|
| A | B | C | |
| 0 | 0 | 0 | $A + B$ |
| 0 | 0 | 1 | $A - B$ |
| 0 | 1 | 0 | $A + B$ |
| 0 | 1 | 1 | $A - B$ |
| 1 | 0 | 0 | $A + B$ |
| 1 | 0 | 1 | $A - B$ |
| 1 | 1 | 0 | $A + B$ |
| 1 | 1 | 1 | $A - B$ |

Circuit diagram;



From figure, except for XOR gate number 1, the remaining circuit is of a full adder with sum Y and carry Z.

When C = 0

At gate 1, $B \oplus C = B \oplus 0 = B$

So, the input for full adder are A and B with carry C = 0 and final out will be $A + B$

When $C = 1$

$$\text{At gate 1, } B \oplus C = B \oplus 1 = \bar{B}$$

So the input for full adder are A and \bar{B} with carry set $C = 1$. So the final output of full adder will be $A + \bar{B} + 1$ which is subtraction ($A - B$) in 2's complement form.

14. Design a combination circuit that converts a decimal digit from the 2421 code to BCD. [2016/F]

Solution: See the example number 2

15. Design a circuit for 3-bit parity generation and 4-bit parity checker using even parity. [2016/S]

Solution:

For 3-bit even parity generator,

Let the three inputs A , B and C are applied to the circuits and output bit is the parity bit P . The total number of 1s must be even to generate even parity bit P .

Truth Table:

| 3 bit message | | | Even parity bit generator |
|---------------|---|---|---------------------------|
| A | B | C | Y |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |


K-map

| A | B | | | |
|----|-----|-----|-----|-----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | (1) | 0 | (1) |
| 01 | (1) | 0 | (1) | 0 |

From Table:

$$\begin{aligned} P &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\ &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\ &= \bar{A}(B \oplus C) + A(\bar{B} \oplus C) \\ P &= A \oplus B \oplus C \end{aligned}$$

Circuit diagram;



For 4-Bit Even Parity Checker

Three input message along with the even parity bit is generated at the transmitting end. These 4 bits are applied as input to the parity checker circuit which checks the possibility of error on the data. Since the data is transmitted with even parity, four bits received at circuit must have an even number of 1s. If any error occurs, the received message consists of odd number of 1s.

Truth Table;


| 4-bit received message | | | Parity error check | |
|------------------------|---|---|--------------------|-------|
| A | B | C | P | C_P |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |

K-map;



| AB | C_P | | | |
|----|-----|-----|-----|-----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | (1) | 0 | (1) |
| 01 | 0 | 0 | (1) | 0 |
| 11 | 0 | (1) | 0 | (1) |
| 10 | 0 | 0 | (1) | 0 |

$$\begin{aligned}
 C_P &= \bar{A}\bar{B}(\bar{C}D + \bar{C}\bar{D}) + \bar{A}B(\bar{C}\bar{D} + CD) + AB(\bar{C}\bar{D} + \bar{C}\bar{D}) + A\bar{B}(\bar{C}\bar{D} + CD) \\
 &= \bar{A}\bar{B}(C\oplus D) + \bar{A}B(\bar{C}\oplus\bar{D}) + AB(C\oplus D) + A\bar{B}(\bar{C}\oplus\bar{D}) \\
 &= (\bar{A}\bar{B} + AB)(C\oplus D) + (\bar{A}B + A\bar{B})(\bar{C}\oplus\bar{D}) \\
 &= (A\oplus B)\oplus(C\oplus D)
 \end{aligned}$$

Circuit diagram;



Q6. Differentiate between combinational and sequential logic circuit.
[2011/F, 2015/F, 2012/S]

| Combinational circuits | Sequential circuits |
|--|--|
| It is type of digital circuit where the output is only a pure function of the present input. | It is a type of digital circuit whose output depends not only on the present value of its input signals but also on the sequence of past inputs. |
| There is no memory unit. | There is a memory unit to store immediate results. |
| There is no clock. | There is a clock. |
| Example; Half adder, full adder, decoder etc. | Example; Flip-flop, serial adder and registers. |
| Faster than sequential circuits. | Slower than combinational circuits. |
| Easy to design. | Difficult to design. |
| Number of gates required for the design is less. | Number of gates required for the design is more. |
|  Figure: Combinational circuit block diagram |  Figure: Sequential circuit block diagram |

Q7. Design a circuit of a 3-bit parity generator and the circuit of a 4-bit parity checker for odd parity.
[2017/F, 2018/F]

Solution:

Let us consider that the 3-bit data is to be transmitted with an odd parity bit. The three inputs are A, B and C and P is the output parity bit. The total number of bits must be odd in order to generate the odd parity bit.

| 3 bit message | | | odd parity bit generator (P) |
|---------------|---|---|------------------------------|
| A | B | C | Y |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |


K-map:

| | | BC | | | |
|---|----|-----|-----|-----|-----|
| | | 00 | 01 | 11 | 10 |
| A | 00 | (1) | 0 | (1) | 0 |
| | 01 | 0 | (1) | 0 | (1) |

$$\begin{aligned}
 P &= \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC \\
 &= \bar{A}(\bar{B}\bar{C} + BC) + A(\bar{B}C + \bar{B}\bar{C}) \\
 &= \bar{A}(B \oplus C) + A(B \oplus C)
 \end{aligned}$$

$$P = \overline{A \oplus (B \oplus C)}$$

Circuit diagram;



4-bit odd parity checker;


| 4 bit received message | | | Parity error check | |
|------------------------|---|---|--------------------|-------|
| A | B | C | P | C_p |
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

K-map,

| AB | | C | | | |
|----|----|-----|-----|-----|-----|
| | | 00 | 01 | 11 | 10 |
| A | 00 | (1) | 0 | (1) | 0 |
| | 01 | 0 | (1) | 0 | (1) |
| | 11 | (1) | 0 | (1) | 0 |
| | 10 | 0 | (1) | 0 | (1) |

$$\therefore C_p = \overline{(A \oplus B)} \oplus (\overline{C} \oplus P)$$

Circuit diagram;



18. Design a combinational circuit that has four inputs and two outputs. One of the outputs is high when majority of inputs are high. The second output is high when majority of inputs are same type.

[2017/F, 2017/S, 2018/S, 2018/S]

Solution:

Let A, B, C, D be four inputs. Let X and Y be the outputs that is high when majority of inputs are high and when majority of inputs are high and when all inputs are of same type respectively. Majority of inputs are high means atleast 3 of 4 inputs are high.

| Input | | | | Output | |
|-------|---|---|---|--------|---|
| A | B | C | D | X | Y |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 |

K-map;

For X,

| AB | | CD | | | |
|----|----|----|---|---|---|
| A | 00 | 0 | 0 | 0 | 0 |
| | 01 | 0 | 0 | 1 | 0 |
| | 11 | 0 | 1 | 1 | 1 |
| | 10 | 0 | 0 | 1 | 0 |


$$\therefore X = ABD + ABC + BCD + ACD$$

For Y,

| AB | | CD | | | |
|----|----|----|---|---|---|
| A | 00 | 1 | 0 | 0 | 0 |
| | 01 | 0 | 0 | 0 | 0 |
| | 11 | 0 | 0 | 1 | 0 |
| | 10 | 0 | 0 | 0 | 0 |

$$\therefore Y = \overline{ABC}\overline{D} + ABCD$$

Circuit diagram:



19. Write short notes on computation logic design procedure. [2019/5]

Solution: See the topic 5.1.

CHAPTER 6

MSI AND LSI COMBINATIONAL LOGIC DESIGN



| | | |
|-------|---|-----|
| 6.1 | Binary Adder and Subtractor | 197 |
| 6.2 | Decimal Adder | 199 |
| 6.3 | Magnitude Comparator | 200 |
| 6.4 | Decoder and Encoder | 202 |
| 6.4.1 | Decoder | 202 |
| 6.4.2 | Encoders | 205 |
| 6.5 | Multiplexer and Demultiplexer | 206 |
| 6.5.1 | Multiplexer | 206 |
| 6.5.2 | Demultiplexers or Data Distributors | 212 |
| 6.6 | Read-Only Memory (ROM) | 213 |
| 6.7 | Programmable Logic Array (PLA) | 217 |




6.1 BINARY ADDER AND SUBTRACTOR

A. Four-Bit Binary Parallel Adder

In practical situations, it is required to add two data each containing more than one bit. Two binary numbers each of n bits can be added by means of a full adder circuit. Consider the example that two 4-bit binary numbers $B_3B_2B_1B_0$ and $A_3A_2A_1A_0$ are to be added with a carry input 1.

Circuit diagram:



19. Write short notes on computation logic design procedure. [2019/5]

Solution: See the topic 5.1.

CHAPTER 6

MSI AND LSI COMBINATIONAL LOGIC DESIGN



| | | |
|-------|---|-----|
| 6.1 | Binary Adder and Subtractor | 197 |
| 6.2 | Decimal Adder | 199 |
| 6.3 | Magnitude Comparator | 200 |
| 6.4 | Decoder and Encoder | 202 |
| 6.4.1 | Decoder | 202 |
| 6.4.2 | Encoders | 205 |
| 6.5 | Multiplexer and Demultiplexer | 206 |
| 6.5.1 | Multiplexer | 206 |
| 6.5.2 | Demultiplexers or Data Distributors | 212 |
| 6.6 | Read-Only Memory (ROM) | 213 |
| 6.7 | Programmable Logic Array (PLA) | 217 |




6.1 BINARY ADDER AND SUBTRACTOR

A. Four-Bit Binary Parallel Adder

In practical situations, it is required to add two data each containing more than one bit. Two binary numbers each of n bits can be added by means of a full adder circuit. Consider the example that two 4-bit binary numbers $B_4B_3B_2B_1$ and $A_4A_3A_2A_1$ are to be added with a carry input 1.

This can be done by cascading four full adder circuits. The least significant bits A_1, B_1 and C_1 are added to produce sum output S_1 and carry output C_2 . Carry output C_2 is then added to the next significant bits A_2 and B_2 producing sum output S_2 and carry output C_3 . C_3 is then added to A_3 and B_3 and so on. Thus finally producing the four output C_{out} . Such type of four bit binary adder is commercially available in an IC package.




For the addition of two n bits of data, n numbers of full adders can be cascaded as demonstrated in above figure. It can be constructed with 4 bit, 2-bit and 1-bit full adder IC packages. The carry output of one package must be connected to the carry input of the next higher order bit IC package of higher order bits.

The addition technique adopted here is a parallel type as all the bit addition operations are performed in parallel. Therefore, this type of adder is called a parallel adder serial types of adders are also available where a signal full adder circuit can perform any n number of bit addition operations in association with shift registers and sequential logic networks. The 4-bit parallel binary adder IC package is useful to develop combinational circuits.

Example 1

Design a BCD to Excess-3 code converter.


Solution:



Above figure requires only one MSI IC of 4-bit binary adder and interconnection have reduced drastically. So the combinational circuit is of low cost, less board, trouble free, less space consuming and less power dissipation.

B. Four bit Binary parallel Subtractor

Binary subtraction can be achieved by using 1's complement or 2's complement. By 1's complement method, the bits of subtrahend are complemented and added to the minuend. If the carry is generated it is added to the sum output. Figure below demonstrates the subtraction of $B_4B_3B_2B_1$ from $A_4A_3A_2A_1$. Each bit of $B_4B_3B_2B_1$ is first complemented by using Inverter gates and added to $A_4A_3A_2A_1$ by a 4-bit binary adder. End round carry is again using the C in pin of the IC.



6.2 DECIMAL ADDER

Calculators or computers that perform arithmetic operations directly in the decimal number system represent decimal numbers in binary coded form. An adder for such a computer must employ arithmetic circuits that accept coded decimal numbers and present results in the accepted code. For binary addition, it was sufficient to consider a pair of significant bits at a time, together with a previous carry. A decimal adder requires a minimum of nine inputs and five outputs, since four bits are required to code each decimal digit and the circuit must have an input carry and output carry. Of course, there is a wide variety of possible decimal adder circuits, dependent upon the code used to represent the decimal digits.

The design of a nine input, five output combinational circuit by the classical method requires a truth table with $2^9 = 512$ entries. Many of the input combinations are don't care conditions, since each binary code input has six combinations that are invalid. The simplified Boolean functions for the circuit may be obtained by a computer generated tabular method and the result would probably be a connection of gates forming an irregular pattern. An alternate procedure is to add the numbers with full adder circuits, taking into consideration the fact that six combinations in each 4-bit input are not used. The output must be modified so that only those binary combinations that are valid combinations of the decimal code are generated.

6.3 MAGNITUDE COMPARATOR

A magnitude comparator is one of the useful combinational logic networks and has wide applications. It compares two binary numbers and determines if one number is greater than, less than or equal to the other number. It is a multiple output combinational logic circuit. If two binary numbers are considered as A and B, the magnitude comparator gives three outputs for $A > B$, $A < B$ and $A = B$.

For comparison of two n bit numbers, the classical method to achieve the Boolean expressions requires a truth table of 2^{2n} entries and becomes too lengthy and cumbersome. It is also desired to have a digital circuit possessing with a certain amount of regularity, so that similar circuits can be applied for the comparison of any number of bits. Digital function that allow an inherent well defined regularity can usually be developed by means of algorithm is a process that follows a finite set of steps to arrive at the solution to a problem. A method is illustrated here by deriving an algorithm to design a 4-bit magnitude comparator.

The algorithm is the direct application of the procedure to compare the relative magnitudes of two binary numbers. Let us consider the two binary numbers A and B are expanded in terms of bits in descending order as $A = A_4A_3A_2A_1$ $B = B_4B_3B_2B_1$

where, each subscripted letter represents one of the digits in the number. It is observed from the bit contents of the two numbers that $A = B$ when $A_4 = B_4$, $A_3 = B_3$, $A_2 = B_2$ and $A_1 = B_1$. As the numbers are binary they possess the value of either 1 or 0, the equality relation of each pair can be expressed logically by the equivalent function as,

$$X_i = A_iB_i + \bar{A}_i\bar{B}_i \text{ for } i = 1, 2, 3, 4$$

$$\text{or, } X_i = (A \oplus B)$$

$$\text{or, } \bar{X}_i = A \oplus B$$

$$\text{or, } X_i = (A_i\bar{B}_i + \bar{A}_iB_i)'$$

X_i is logic 1 when both A_i and B_i are equal, i.e., either 1 or 0 at the same instant. To satisfy the equality condition of two numbers A and B, it is necessary that all X_i must be equal to logic 1. This dictates the AND operation of all X_i variables. In other words, we can write the Boolean expression for two equal 4-bit numbers,

$$F(A = B) = X_4X_3X_2X_1$$


To determine the relative magnitude of two numbers A and B, the relative magnitudes of pairs of significant bits are inspected from the most significant positions are equal, the next significant pair of digits are compared. The comparison process is continued until a pair of unequal digits is found. It may be concluded that $A > B$, if the corresponding digit of A is 0 and B is 1.

Therefore, we can derive the logical expression of such sequential comparison by the following two Boolean functions.

$$F(A > B) = A_4B_4 + X_4A_3\bar{B}_3 + X_4X_3A_2\bar{B}_2 + X_4X_3X_2A_1\bar{B}_1$$

$$\text{and, } F(A < B) = \bar{A}_4B_4 + X_4\bar{A}_3B_3 + X_4X_3\bar{A}_2B_2 + X_4X_3X_2\bar{A}_1B_1$$

The logic gates implementation for the above expressions are not too complex as they contains many sub expressions of a repetitive nature and can be used at different places. The complete logic diagram of a 4-bit magnitude comparator is shown below;




This combinational circuit is also applicable to the comparison of BCD numbers.

6.4 DECODER AND ENCODER

6.4.1 Decoder

In a digital system, discrete quantities of information are represented with binary codes. A binary code of n bits can represent up to 2^n distinct elements of the coded information. A decoder is a combinational circuit that converts n bits of binary information of input lines to a maximum of 2^n unique output lines. Usually decoders are designated as an n to m lines decoder, where n is the number of input lines and $m = 2^n$ is the number of output lines. Decoders have a wide variety of applications in digital systems such as data demultiplexing, digital display, digital to analog converting, memory addressing etc. A 3 to 8 line decoder is illustrated in figure below.



The 3 to 8 line decoder consists of three input variables and eight output lines. Note that each of the output lines represents one of the minterms generated from three variables. The internal combinational circuit is realized with the help of Inverter gates and AND gates. The operation of the decoder circuit may be further illustrated from the input output relationship as given in the table.

| Input Variable | Output | | | | | | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ |
| A 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |


Note that the output variables are mutually exclusive to each other, as only one output is possible to be logic 1 at any one time. Higher order decoders like 4 to 16 lines, 5 to 32 lines etc are also available in MSI packages where the internal circuits are similar to the 3 to 8 line decoder.

Example 2

Implement the function $F(A, B, C) = \Sigma(1, 3, 5, 6)$

Solution:

Since the above function has three input variables, a 3 to 8 line decoder may be employed. It is in the sum of the products of the minterms m_1, m_3, m_5 and m_6 and so decoder output D_1, D_3, D_5 and D_6 may be OR-gated to achieve the desired function. The combinational circuit of the above function is shown below;



Example 3


Design a full adder circuit with decoder IC

Solution:


In terms of minterms, the Boolean expression of sum output S and carry output C can be written as,

$$S = \bar{X}\bar{A}B + \bar{X}A\bar{B} + X\bar{A} + XAB$$

and, $C = \bar{X}AB + X\bar{A}\bar{B} + XA\bar{B} + XAB$


**Example 4**

Construct a 3-to-8 line decoder with the use of 2-to-4 line decoder.


**Solution:**

Lower order decoders can be cascaded to build higher order decoders. Normally, ever commercially available decoder ICs have a special input other than normal working input variables called Enable. The use of this Enable input is that when activated the complete IC comes to the working

condition for its normal functioning. If Enable input is deactivated, the IC goes to sleep mode, the normal functioning is suspended and all the output become logic 0 irrespective of normal input variables conditions. This behaviour of Enable input makes good use of a cascade connection. Here input variable are designated as X, Y, Z and W and outputs are denoted as Q_0 to Q_7 . X input is connected to the Enable input of one decoder and X is used as an Enable input of another decoder. When X is logic 0, a lower decoder is activated and gives output Q_0 to Q_3 and upper decoder is activated for X is logic 1, output Q_4 to Q_7 are available this time.

**6.4.2 Encoders**

An encoder is a combinational network that performs the reverse operation of the decoder. An encoder has 2^n or less numbers of inputs and n output lines. The output lines of an encoder generate the binary code for the 2^n input variables. Figure below illustrates an eight inputs/three outputs encoder.



The truth is given below;

| Inputs | | | | | | | | A | B | C |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---|---|---|
| D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | | | |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

It may be noted that for eight inputs there are possible $2^8 = 256$ combinations, but only eight combinations are useful and the rest are don't care conditions. It may also be noted that D₀ input is not connected to any of the gates. All the binary outputs A, B and C must be all 0s in this case. All 0s output may also be obtained if all input variables D₀ to D₇ are indicating the fact that all the inputs are not logic 0.

6.5 MULTIPLEXER AND DEMULTIPLEXER


6.5.1 Multiplexer

A multiplexer is one of the important combinational circuits and has a wide range of applications. The term multiplex means "many into one". Multiplexers transmit large numbers of information channels to a smaller number of channels. A digital multiplexer is a combinational circuit that selects binary information from one of the many input channels and transmits to a single output line. That is why the multiplexers are also called the data selectors. The selection of the particular input channel is controlled by a set of select inputs. A digital multiplexer of 2^n input channels can be controlled by n numbers of select lines and an input line is selected according to the bit combinations of select lines.


A 4 to 1 line multiplexer is defined as the multiplexer consisting of four input channels and information of one of the channels can be selected and transmitted to an output line according to the select inputs combinations. Selection of one of the four input channels is possible by two selection inputs. Figure below illustrates the truth table. Input channels I₀, I₁, I₂ and I₃ are selected by the combinations of select inputs S₁ and S₀.

| Selection inputs | | Input channels | | | | Output |
|------------------|----------------|----------------|----------------|----------------|----------------|--------|
| S ₁ | S ₀ | I ₀ | I ₁ | I ₂ | I ₃ | Y |
| 0 | 0 | 0 | X | X | X | 0 |
| 0 | 0 | 1 | X | X | X | 1 |
| 0 | 1 | X | 0 | X | X | 0 |
| 0 | 1 | X | 1 | X | X | 1 |
| 1 | 0 | X | X | 0 | X | 0 |
| 1 | 0 | X | X | 1 | X | 1 |
| 1 | 1 | X | X | X | 0 | 0 |
| 1 | 1 | X | X | X | 1 | 1 |

The circuit diagram is shown below;




To demonstrate the operation, let us consider that select input combination S₁S₀ is 01. The AND gate associated with I₁ will have two of its inputs equal to logic 1 and a third input is connected to I₁. Therefore, output of this AND gate is according to the information provided by channel I₁. The other three AND gates have logic 0 to at least one of their inputs which makes their outputs to logic 0. Hence, OR output (Y) is equal to the data provided by the channel I₁. Thus information from I₁ is available at Y. Normally a multiplexer has an Enable input to control its operation. The Enable input is useful to expand two or more multiplexer ICs to the digital multiplexer with a large number of inputs. A multiplexer is often abbreviated as MUX. Its block diagram is shown below;




If the multiplexer circuit is inspected critically, it may be observed that the multiplexers circuit resembles the n select lines are decoded to 2^n lines which are ANDed with the channel inputs. In some cases two or more multiplexers are accommodated within one IC package. The selection and Enable inputs in multiple-unit ICs may be common to all multiplexers.

Figure below demonstrates how a decoder is employed to form a 4 to 1 multiplexer.



Cascading of Multiplexers

Multiplexers of a large number of inputs can be implemented by the multiplexers of a smaller number of input lines. Figure below shows an 8 to 1 line multiplexer that is realized by two 4 to 1 line multiplexers.



Here variables B and C are applied to select input S_1 and S_0 of both multiplexers whereas the Enable input of the upper multiplexer is connected to A. So for $A = 0$, the upper multiplexer is selected according to the selected inputs and data is transmitted to an output through the OR gate. When $A = 1$, the lower multiplexer is activated and input lines X_4 to X_7 are selected according to the selected inputs.

Boolean Function Implementation

Multiplexers can be constructed with decoders and OR gates. The selection of minterm outputs of the decoder can be controlled by the input lines. Hence the minterms included in the Boolean function may be chosen by making their corresponding input lines to logic 1. The minterms not needed for the function are disabled by making their input lines equal to logic 0. By this method, Boolean functions of n variables can be very easily implemented by using a 2^n to 1 multiplexers. However, a better approach may be adopted with the judicious use of the function variables.

If a Boolean function consists of $n+1$ number of variables, n of these variables may be used as the select inputs of the multiplexer. The remaining single variable of the function is used as the input lines of the multiplexer. If X is the left-out variable, the input lines of the multiplexer may be chosen from four possible values-X, \bar{X} , logic 1 or logic 0. It is possible to implement any Boolean function with a multiplexer by intelligent assignment of the above values to input lines and other variables to selection lines. By this method a Boolean function of $n+1$ variables can be implemented by a 2^n to 1 line multiplexer.

Example 5

Implement the 3-variable function $F(A, B, C) = (0, 2, 4, 7)$ with a multiplexer.

Solution:

Here the function has three variables A, B and C and can be implemented by a 4 to 1 line multiplexer. Two variables B and C are connected to the selection lines S_1 and S_0 respectively when both B and C are 0, I_0 is selected. At this time, the output required is logic 1 as both the minterms $m_0 (\bar{A}\bar{B}\bar{C})$ and $m_4 (A\bar{B}\bar{C})$ produce output logic 1 regardless of the input variable A. So I_0 should be connected to logic 1. When select inputs BC = 11, I_1 is selected and it should be connected to logic 0 as the corresponding minterms $m_1 (\bar{A}B\bar{C})$ and $m_5 (A\bar{B}\bar{C})$ both produce output 0.

For select inputs BC = 10, I_2 is selected and connected to variable \bar{A} as only one minterm $m_2 (\bar{A}\bar{B}\bar{C})$ associated with \bar{A} produce output logic 1, whereas the minterm $m_6 (ABC)$ associated with A produces output 0. And

finally I_3 is selected and connected to variable A, when select input BC = 11 because only the minterms m_7 (ABC) produce output 1 whereas output is 0 for the minterm m_3 ($\bar{A}BC$). Multiplexer must be in Enable mode to be at its working condition. Hence EN input is connected to logic 1.

The truth table for above Boolean function

| Minterms | A | B | C | F |
|----------|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 1 |
| 3 | 0 | 1 | 1 | 0 |
| 4 | 1 | 0 | 0 | 1 |
| 5 | 1 | 0 | 1 | 0 |
| 6 | 1 | 1 | 0 | 1 |
| 7 | 1 | 1 | 1 | 0 |




Figure: 4 to 1 line multiplexer circuit

Example 6


Implement the following function using a multiplexer

$$F(A, B, C) = \{1, 3, 5, 6\}$$

Solution:

The function contains three variables. The function can be realized by one 4 to 1 multiplexer. The implementation table is shown below;

| | I ₀ | I ₁ | I ₂ | I ₃ |
|-----------|----------------|----------------|----------------|----------------|
| \bar{A} | 0 | (1) | 2 | (3) |
| A | 4 | (5) | (6) | 7 |
| | 0 | 1 | A | \bar{A} |




Example 7

Implement the following function with a multiplexer, $F(A, B, C, D) = \{0, 1, 3, 4, 8, 9, 15\}$

Solution:


The given function contains four variables. The function can be realized by 8 to 1 multiplexer.

| | I ₀ | I ₁ | I ₂ | I ₃ | I ₄ | I ₅ | I ₆ | I ₇ |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| \bar{A} | (0) | (1) | 2 | (3) | (4) | 5 | 6 | 7 |
| A | (8) | (9) | 10 | 11 | 12 | 13 | 14 | (15) |
| | 1 | 1 | 0 | \bar{A} | \bar{A} | 0 | 0 | A |



6.5.2 Demultiplexers or Data Distributors


The term demultiplex means one into many. Demultiplexing is the process that receives information from one channel and distributes the data over several channels. It is the reverse operation of the multiplexer. A demultiplexer is the logic circuit that receives information through a single input line and transmits the same information over one of the possible 2^n output lines. The selection of a specific output line is controlled by the bit combination of the selection lines. A 1 to 8 demultiplexer circuit is demonstrated below;



The selection input lines A, B and C activate an AND gate according to its bit combination. The input line I is common to one of the inputs of all the AND gates. So information of I passed to the output line is activated by the particular AND gate.

| Selection inputs | | | Outputs | | | | | | | |
|------------------|---|---|---------|-------|-------|-------|-------|-------|-------|-------|
| A | B | C | Y_0 | Y_1 | Y_2 | Y_3 | Y_4 | Y_5 | Y_6 | Y_7 |
| 0 | 0 | 0 | I | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | I | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | I | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | I | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | I | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | I | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | I | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | I |

The demultiplexer is symbolized in figure below;



Demultiplexer circuits may be derived from a decoder with the use of AND gates. Like decoders and multiplexer, demultiplexers can also be cascaded to form higher order demultiplexers.

Demultiplexer and Decoder Relations


| Decoder | Demultiplexer |
|--|--|
| Decoder is a many input to many outputs device. | Demultiplexer is a one input to many outputs device. |
| There are no selection lines. | The selection of specific output line is controlled by the value of selection lines. |
| Its main function is for decoding of the encoded input terminal. | It is used switching. |
| A decoder accepts control signals as input | A demultiplexer accepts the data as input. |

| | |
|--|--|
| They are practically used in many applications such as data communication systems in networking solutions for security purposes. | They are mainly used in demultiplexing, memory address decoding etc. |
| It is the inverse function of an encoder. | It is an inverse function of multiplexer. |
| A decoder has 'n' input lines and maximum of 2^n output lines. | A De-multiplexer has single input 'n' selection lines and maximum of 2^n output. |

6.6 READ-ONLY MEMORY (ROM)

A ROM is essentially a memory device for storage purpose in which a fixed set of binary information is stored. An user must first specify the binary information to be stored and then it is embedded in the unit to form the required interconnection pattern. ROM contains special internal links that can be fused or broken. A ROM is a device that includes both the decoder and the OR gates within a single IC package. The connections between the outputs of the decoder and the inputs of the OR gates can be specified for each particular configuration. The ROM is used to implement complex combinational circuits within one IC package or as permanent storage for binary information. Once a pattern is established for a ROM, it remains fixed even if the power supply to the circuit is switched off and then switched on again.

A block diagram of ROM is shown below;



It consists of n input lines and m output lines. Each bit combination of input variables is called an address and each bit combination that is formed at output lines is called a word. Thus, an address is essentially a binary number that denotes one of the minterms of n variables and the number of bits per word is equal to the number of output lines m . It is possible to generate $P = 2^n$ number of distinct addresses from n number of input variables. Since there are 2^n distinct addresses in a ROM, there are 2^n distinct words which are said to stored in the device and an output word can be selected by a unique address. The address value applied to the input lines specifies the word at input lines at any given time. A ROM is characterized by the number of words 2^n and number of bits per word m and denoted as $2^n \times m$ ROM.

The ROM is a two level logic representation in the sum of products form. It may not be essentially on AND-OR realization but it can be realized by other two level minterm implementation. The second level is usually a wired logic connection to facilitate the blowing of the links.

ROM has many important applications in the design of digital computer systems. Realization of complex combinational circuits, code conversions, generating bit patterns, performing arithmetic functions like multipliers, forming look-up tables for arithmetic functions, and bit patterns for characters are some of its application. They are particularly useful for the realization of multiple output combinational circuits with the same set of inputs. As such, they are used to store fixed bit patterns that represent the sequence of control variables needed to enable the various operations in the system. They are also used in association with micro processors and microcontrollers.

Example 8


Consider that the following Boolean functions are to be developed using ROM $F_1(A, B, C) = (0, 1, 2, 5, 7)$ and $F_2(A, B, C) = (1, 4, 6)$


Solution:

When a combinational circuit is developed by means of a ROM, the functions must be expressed in sum of minterms or by a truth table. The truth table of the above functions is below;

| Decimal equivalent | Input variable | | | Out puts | |
|--------------------|----------------|---|---|----------|-------|
| | A | B | C | F_1 | F_2 |
| 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 |
| 2 | 0 | 1 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 | 0 | 0 |
| 4 | 1 | 0 | 0 | 0 | 1 |
| 5 | 1 | 0 | 1 | 1 | 0 |
| 6 | 1 | 1 | 0 | 0 | 1 |
| 7 | 1 | 1 | 1 | 1 | 0 |

Since there are three input variables, a ROM containing a 3 to 8 line decoder is needed. In addition, since there are two output functions, the OR array must contains at least two OR gates. That means, a $2^3 \times 2$ ROM or 8×2 ROM is to be employed to realize the above functions. The logic diagram of the ROM after blowing off the appropriate fuses is illustrated in figure below;





Types of ROM

a) Programmable Read only Memory (PROM)

It is more economic in cases requiring small quantities. In this method, the manufacturer provides the PROM with all 0s (or all 1s) in every bit of the stored words. The required links are broken by application of current pulses. This allows the user to program the device in his own laboratory to obtain the desired relationship between input addresses and stored words. Special equipments called PROM programmers are commercially available to facilitate this procedure. In any case, all procedures for programming ROMS are hardware procedures even though the word programming is used.

b) Erasable PROM (EPROM)

The hardware procedure for programming of ROMS or PROMS as described above is irreversible and once programmed, the configuration is fixed and cannot be altered. The device must be discarded if the bit pattern is required to be changed or modified. A third type of units is available to overcome this disadvantage which is called EPROM. This device can reconstruct the initial bit patterns of all 0s or all 1s though it is already programmed for some bit configuration. In other words, this device can be erased. This is achieved by placing the Erasable PROM under a special ultraviolet light for a given time. The short wave radiation discharges the internal gates that serve as links. After erasure, the device returns to its initial state and can be reprogrammed.

Electrically Erasable PROM (EEPROM)


With the advancement of fabrication technology, further improvement of ROM has taken place, where ultraviolet light is not necessary to erase the programmed data. A new technique has been introduced to erase the bit pattern of ROM where bit patterns are reset to their original state of all 0s or all 1s by applying a special electrical signal. Afterwards, the device can be reprogrammed with an alternate bit pattern. The equipment called EPROM programmer serves the purpose of erasure as well as the programming the bit patterns.

6.7 PROGRAMMABLE LOGIC ARRAY (PLA)

A combinational network may occasionally contain don't care conditions. During the ROM implementation of this combinational circuit, this don't care condition also forms an address input that will never occur. The words at the don't care addresses need not be programmed and may be left in their original state of all 0s or all 1s. Since some of the bit patterns are not at all used, the address locations corresponding to don't care conditions are considered a waste of memory.

For the case where don't care conditions are excessive, it is more economical to use a second type of LSI device called programmable logic Array or PLA. PLA is similar to a ROM in concept. However, a PLA does not contain all AND gates to form the decoder or does not generate all the minterms like ROM. In the PLA, the decoder is replaced by a group of AND gates with buffers/inverters, each of which can be programmed to generate some product terms of input variable combinations that are essential to realize the output functions. The AND and OR gates inside the PLA are initially fabricated with the fusible links among them. The required Boolean functions are implemented in the sum of products form by opening the appropriate links and retaining the desired connections.

A block diagram of the PLA is shown below:



It consists of n inputs, m outputs, K product terms and m sum terms. The product terms constitute a group of K AND gates and the sum terms constitute a group of m OR gates.

Fuses are inserted between all n inputs and their complement values to each of the AND gates. Another set of fuses in the output inverters allows the output function to be generated either in the AND-OR form or in the AND-OR-Invert form. With the inverter fuse in place, the inverter is by

passed, giving an AND-OR implementation. With the fuse blown, the inverter becomes part of the circuit and the function is implemented in the AND-OR-invert form.

The size of the PLA is specified by the number of inputs, the number of product terms and the number of outputs (the number of sum terms is equal to the number of outputs). A typical PLA has 16 inputs, 48 product terms and 8 outputs. The number of programmed fuses is $2^n \times k + k \times m + m$, whereas that of a ROM is $2^n \times m$.

Example 9

A combinational circuit is defined by the functions

$$F_1(A, B, C) = \Sigma(3, 5, 6, 7)$$

$$F_2(A, B, C) = \Sigma(0, 2, 4, 7)$$

Implement the circuit with a PLA having three inputs, four product terms and two outputs.

Solution:

The two functions are simplified in the maps. Both the true values and the complements of the functions are simplified.

| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|-----------|------------------|------------|------|------------|
| \bar{A} | | | 1 | |
| A | | 1 | 1 | 1 |

$$F_1 = AC + AB + BC$$

| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|-----------|------------------|------------|------|------------|
| \bar{A} | 1 | | | 1 |
| A | 1 | | 1 | |

$$F_2 = \bar{B}\bar{C} + \bar{A}\bar{C} + ABC$$

The combinations that give a minimum number of product terms are,

$$\bar{F}_1 = \bar{B}\bar{C} + \bar{A}\bar{C} + \bar{A}\bar{B}$$

$$\bar{F}_2 = \bar{B}\bar{C} + \bar{A}\bar{C} + ABC$$

| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|-----------|------------------|------------|------|------------|
| \bar{A} | 0 | 0 | 0 | 0 |
| A | 0 | | | |

$$\bar{F}_1 = \bar{B}\bar{C} + \bar{A}\bar{C} + \bar{A}\bar{B}$$


| | $\bar{B}\bar{C}$ | $\bar{B}C$ | BC | $B\bar{C}$ |
|-----------|------------------|------------|------|------------|
| \bar{A} | | 0 | 0 | |
| A | | 0 | | 0 |

$$\bar{F}_2 = \bar{B}\bar{C} + \bar{A}\bar{C} + ABC$$

PLA program Table

| Product term | Inputs | | | Outputs | |
|-------------------------|--------|---|---|---------|-------|
| | A | B | C | F_1 | F_2 |
| $\bar{B}\bar{C}$ | - | 0 | 0 | 1 | 1 |
| 2 | 0 | - | 0 | 1 | 1 |
| $\bar{A}\bar{C}$ | 0 | 0 | - | 1 | 1 |
| 3 | 1 | 1 | 1 | - | - |
| $\bar{A}\bar{B}$ | 1 | 1 | 1 | - | 1 |
| $\bar{A}\bar{B}\bar{C}$ | | | | C | T |
| | | | | | T/C |

This gives only four distinct product terms $\bar{B}\bar{C}$, $\bar{A}\bar{C}$, $\bar{A}\bar{B}$ and $\bar{A}\bar{B}\bar{C}$. The logic diagram for the above combinational circuit is shown below;



EXAMINATION QUESTION SOLUTIONS

1. What is multiplexer? Describe 4:1 multiplexer with internal diagram. [2011/F]

Solution: See the topic 6.5.1.

2. Write short notes on PLA. [2011/S, 2012/F, 2014/S, 2016/F, 2016/S]

Solution: See the topic 6.7.

3. Write short notes on decoder and encoder. [2012/S, 2017/F]

Solution: See the topic 6.4.1 and 6.4.2.

4. Differentiate between PLA and ROM. [2012/S, 2017/F]

Solution:

| PLA | ROM |
|--|--|
| PLA has the capability to take don't care terms. | RAM has not such capability. |
| PLA does not have all the combinations. | ROM has all the combinations of product terms. |
| IN PLA, both AND and OR arrays are configurable. | In ROM, only OR gate array are configurable. |
| It has one element per minterm. | It is fully populated. |

5. Design a comparator circuit that compares two 4 bit numbers. The two numbers being A and B. It is required to obtain three possible outcomes i.e., $A > B$, $A < B$ and $A = B$. [2014/S, 2015/S, 2016/F, 2018/F]

OR

- Write short notes on magnitude comparator. [2013/F, 2015/S]

Solution: See the topic 6.3.

6. Define the term LSI and MSI. Design 3 : 8 decoder with its logic diagram and block diagram. [2016/S]

Solution:

Large scale Integration (LSI) is the process of integrating or embedding thousands of transistors on a single silicon semiconductor microchip. It contains 1,000 to 1,00,000 active devices per chip.

Medium scale Integration (MSI) is an integrated circuit that contains 100 to 1000 active devices per chip.

3 : 8 decoder

See the topic 6.4.1.




Figure: Block diagram

- With the help of an example, show how you can construct a higher order MUX using two or more number of lower order MUXes.

- Solution: See the topic 6.5.1 "Cascading of Multiplexers". [2014/F]

8. Implement the following function with a multiplexer. [2011/S]

$$F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$$

Solution: This is a 4-variable function and therefore we need a multiplexer with three selection lines S_2 , S_1 and S_0 and eight input lines. Variables B, C, D are connected to selection lines S_2 , S_1 and S_0 respectively.

Implementation Table:

| | I_0 | I_1 | I_2 | I_3 | I_4 | I_5 | I_6 | I_7 |
|-----------|-------|-------|-------|-----------|-----------|-------|-------|-------|
| \bar{A} | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| A | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| | 1 | 1 | 0 | \bar{A} | \bar{A} | 0 | 0 | A |




Figure: 4 × 1 MUX

9. A combinational circuit is defined by following three functions.

$$F_1 = \bar{X}\bar{Y} + XY\bar{Z}$$

$$F_2 = \bar{X} + Y$$

$$F_3 = XY + \bar{X}\bar{Y}$$

Design a circuit with decoder and external gates. [2011/F]

Solution:

$$F_1 = \bar{X}\bar{Y} + XY\bar{Z}$$

$$F_2 = \bar{X} + Y$$

$$F_3 = XY + \bar{X}\bar{Y}$$

Expressing each function as sum of minterms,

$$F_1 = \bar{X}\bar{Y}(Z + \bar{Z}) + XY\bar{Z}$$

$$= \bar{X}\bar{Y}Z + \bar{X}\bar{Y}\bar{Z} + XY\bar{Z}$$

$$= \Sigma(0, 1, 6)$$

$$F_2 = \bar{X}(Y + \bar{Y}) + Y(X + \bar{X})$$

$$= \bar{X}Y(Z + \bar{Z}) + \bar{X}\bar{Y}(Z + \bar{Z}) + XY(Z + \bar{Z}) + \bar{X}Y(Z + \bar{Z})$$

$$= \bar{X}YZ + \bar{X}Y\bar{Z} + \bar{X}\bar{Y}\bar{Z} + \bar{X}\bar{Y}Z + XYZ + XY\bar{Z} + \bar{X}YZ + \bar{X}Y\bar{Z}$$

$$= \bar{X}\bar{Y}\bar{Z} + \bar{X}YZ + \bar{X}\bar{Y}\bar{Z} + \bar{X}YZ + \bar{X}Y\bar{Z} + XYZ$$

$$= \Sigma(0, 1, 2, 3, 6, 7)$$

$$F_3 = XY(Z + \bar{Z}) + \bar{X}\bar{Y}(Z + \bar{Z})$$

$$= \bar{X}YZ + \bar{X}\bar{Y}Z + XY\bar{Z} + XYZ$$

$$= \Sigma(0, 1, 6, 7)$$

We need 3×8 decoder for 3 variable X, Y and Z and 3-OR gates each for each function.




Figure: Circuit diagram

10. Design a circuit that compares two 3 bit numbers A and B to check if they are equal. The circuit has one output Y so that Y = 1 if A = B and Y = 0 if A \neq B. [2011/F]

Solution:

$$\text{Let, } A = a_2a_1a_0$$

$$B = b_2b_1b_0$$

$$\text{Let, } x_i = a_ib_i \bar{a}_i\bar{b}_i, i = 0, 1, 2$$

Here, $x_i = 1$ only when $a_i = b_i = 1$ or $a_i = b_i = 0$


= 0 i.e., when both digits are same. So the numbers A and B will be equal when, $x_2 \cdot x_1 \cdot x_0 = 1$

If Y be the output of circuit, then

$$Y = x_2 \cdot x_1 \cdot x_0$$

$$= (a_2b_2 + \bar{a}_2\bar{b}_2) \cdot (a_1b_1 + \bar{a}_1\bar{b}_1) \cdot (a_0b_0 + \bar{a}_0\bar{b}_0)$$

The required circuit diagram is,



If Y = 1, then A = B

If Y = 0, then A \neq B

11. Design a combinational circuit using a ROM. The circuit accepts 3 bit numbers and generates an output binary number equal to the sum of the input numbers. [2011/F]

Solution:

Let, A, B and C be three bit binary input to ROM and X, Y be output binary number where X is carry of sum and Y is the sum bit.


Truth Table:

| Input | | | Output | |
|-------|---|---|--------|---|
| A | B | C | X | Y |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Expression for x in terms of minterms,
 $X = \bar{A}BC + A\bar{B}C + ABC + A\bar{B}\bar{C} = \Sigma(3, 5, 6, 7)$

For Y ,
 $Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC = \Sigma(1, 2, 4, 7)$

Circuit Diagram;



12. Derive a PLA program table for the combinational circuit that squares 3 bit number. [2012/S]

Solution:

The truth table and K-map for square of 3 bit number is already done in chapter 5-example number 1.

For inputs X, Y, Z and outputs A, B, C, D, E, F

$$A = XY$$

$$B = X\bar{Y} + XZ$$

$$C = \bar{X}YZ + X\bar{Y}Z$$

$$D = Y\bar{Z}$$

$$E = 0$$

$$F = Z$$

For \bar{A} , PLA Table:

| X | YZ | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | | |

$$\bar{A} = \bar{X} + \bar{Y}$$

| X | YZ | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | | | | 0 |

$$\bar{B} = \bar{X} + Y\bar{Z}$$

| X | YZ | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | | 0 | 0 |

$$\bar{C} = \bar{X}\bar{Y} + XY + \bar{Z}$$

| X | YZ | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | |
| 1 | 0 | 0 | 0 | |

$$\bar{D} = \bar{Y} + Z$$

| X | YZ | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 |

$$\bar{E} = 1$$

| X | YZ | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | | | 0 |
| 1 | 0 | | | 0 |

$$\bar{F} = \bar{Z}$$

13. Implement the following Boolean function using the multiplexers.

$$i) F(W, X, Y, Z) = \Sigma(0, 1, 3, 4, 5, 8, 9, 15)$$

ii) $F(X, Y) = \Sigma(1, 2, 3)$. Also, draw the internal circuit of the resulting multiplexers. [2012/S]

Solution:


$$i) F(W, X, Y, Z) = \Sigma(0, 1, 3, 4, 5, 8, 9, 15)$$

Here, X, Y, Z are used as selection inputs. S_2, S_1 and S_0 for 8×1 MUX. For different inputs I_0, I_1, \dots, I_7 .

Implementation Table,

| | I_0 | I_1 | I_2 | I_3 | I_4 | I_5 | I_6 | I_7 |
|-----------|-------|-------|-------|-----------|-----------|-----------|-------|-------|
| \bar{A} | (0) | (1) | 2 | (3) | (4) | (5) | 6 | |
| A | (8) | (9) | 10 | 11 | 12 | 13 | 14 | 7 |
| | 1 | 1 | 0 | \bar{A} | \bar{A} | \bar{A} | 0 | (15) |

Implementation using MUX,




ii) $F(X, Y) = \Sigma(1, 2, 3)$

Solution:


Implementation Table

| | I_0 | I_1 |
|-----------|-------|-------|
| \bar{X} | 0 | (1) |
| X | (2) | (3) |
| | X | 1 |

MUX implementation



Internal circuit of MUX,



14. Implement the following function using 8×1 multiplexer. [2012/F]

Solution:


Given that;

$$Y(A, B, C, D) = \Sigma(0, 1, 2, 5, 9, 11, 13, 15)$$

Here, B, C and D are taken as selection lines S_2, S_1 and S_0 respectively and A as input for 8×1 MUX.

MUX Implementation Table;

| | I_0 | I_1 | I_2 | I_3 | I_4 | I_5 | I_6 | I_7 |
|-----------|-------|-------|-------|-------|-------|-------|-------|-------|
| \bar{A} | (0) | (1) | (2) | 3 | 4 | (5) | 6 | 7 |
| A | (8) | (9) | 10 | (11) | 12 | (13) | 14 | (15) |



15. Implement the following

[2014/S, 2014/F, 2015/F, 2016/S]

i) $F(A, B, C) = \Sigma(1, 3, 5, 6)$ using MUX

ii) $F_1 = \Sigma(0, 2, 5), F_2 = \Sigma(3, 4, 7), F_3 = \Sigma(6, 7)$ using ROM

Solution:

$F(A, B, C) = \Sigma(1, 3, 5, 6)$

We need 4×1 MUX and let B and C be connected to selection inputs S_1 and S_0 .

MUX implementation Table;

| | I_0 | I_1 | I_2 | I_3 |
|-----------|-------|-------|-------|-------|
| \bar{A} | 0 | (1) | 2 | (3) |
| A | 4 | (5) | (6) | 7 |




Figure: 4 to 1 line multiplexer circuit

- ii) $F_1 = \Sigma(0, 2, 5)$, $F_2 = \Sigma(3, 4, 7)$, $F_3 = \Sigma(6, 7)$ since maximum value of minterm is 7, we take 3 input decoder in ROM. i.e., size of four ROM is $2^3 \times 3$, as we have 3 functions. Let A, B and C be three inputs.




Figure: ROM implementation

16. Implement the following with appropriate MUX

- i) $F(A, B, C) = \Sigma(1, 3, 5, 6)$
 ii) $F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$ [2015/S, 2019/S(similar)]

Solution:

i) $F(A, B, C) = \Sigma(1, 3, 5, 6)$

See the Question number 15 (i).

ii) $F(A, B, C, D) = \Sigma(0, 1, 3, 4, 8, 9, 15)$

See the Question number 13 (i).

17. Implement the following three Boolean function with PLA
 $F_1 = \Sigma(0, 1, 2, 4)$, $F_2 = \Sigma(0, 5, 6, 7)$ and $F_3 = \Sigma(0, 3, 5, 7)$. [2015/F]

Solution:

$$F_1 = \Sigma(0, 1, 2, 4)$$

$$F_2 = \Sigma(0, 5, 6, 7)$$

$$F_3 = \Sigma(0, 3, 5, 7)$$

Let X, Y, Z be three input variable of functions F_1 , F_2 and F_3 . Using K-map to simplify each function and its complement:

For F_1

| | YZ | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| X | 0 | 1 | 1 | 0 | 1 |
| | 1 | 1 | 0 | 0 | 0 |

$$F_1 = \bar{X}Y + \bar{X}\bar{Z} + \bar{Y}\bar{Z}$$

$$\therefore F_1 = XY + XZ + YZ$$

and,

For F_2

| | YZ | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| X | 0 | 1 | 0 | 0 | 0 |
| | 1 | 0 | 1 | 1 | 1 |

$$F_2 = \bar{X}\bar{Y}\bar{Z} + XZ + XY$$

$$\therefore F_2 = \bar{X}\bar{Y}\bar{Z} + \bar{X}Y + \bar{X}Z$$

and,

For F_3

| | YZ | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| X | 0 | 1 | 0 | 1 | 0 |
| | 1 | 0 | 1 | 1 | 0 |

$$F_3 = \bar{X}\bar{Y}\bar{Z} + XZ + YZ$$

$$\therefore F_3 = \bar{X}\bar{Y}Z + X\bar{Z} + \bar{Y}Z$$

From all possible combinations of F_1 , F_2 and F_3 and their combinations, choosing \bar{F}_1 , F_2 and F_3 give us minimum number of product terms i.e., XY , XZ , YZ , $\bar{X}\bar{Y}\bar{Z}$.

Now, PLA program Table is;

| | Product term | Inputs | | | Outputs | | |
|---|-------------------------|--------|---|---|---------|-------|-------|
| | | X | Y | Z | F_1 | F_2 | F_3 |
| 1 | XY | 1 | 1 | - | 1 | 1 | - |
| 2 | XZ | - | - | 1 | 1 | 1 | 1 |
| 3 | YZ | - | 1 | 1 | 1 | - | 1 |
| 4 | $\bar{X}\bar{Y}\bar{Z}$ | 0 | 0 | 0 | - | 1 | - |
| | | | | | C | T | T/C |

For each product term, the inputs are marked with 1, 0 or -. If a variable in product term appears in normal, complemented or is not present, we mark them with 1, 0 and - respectively. For output, the 1's represent that corresponding product term is present in that respective function and - represents that the product is not present in the function.

At the bottom, a T(true) output dictates that the fuse across output inverter remain intact, and a C (complement) specifies the corresponding fuse be blown.





Figure: PLA implementation

18. Implement a full adder circuit with the help of two half adder circuit along with the truth table. [2017/F]


Solution:
A full adder can be implemented with two half adder and OR gate. Let A and B be two input variables and C be in carry and let S denote sum and X denote out carry.
Half adder circuit is,



$$S = A \oplus B$$

$$X = AB$$

Full adder circuit is,



The output of each gate is,

$$1 = A \oplus B$$

$$2 = A \cdot B$$

$$3 = (A \oplus B) \oplus C = A \oplus B \oplus C = S$$

$$4 = (A \oplus B) \cdot C = C(A\bar{B} + \bar{A}B) = A\bar{B}C + \bar{A}BC$$

$$5 = A\bar{B}C + \bar{A}BC + AB = X$$

Let us verify the full adder circuit with truth table and derive expression for S and X for comparison.

| Input | | | Output | |
|-------|---|---|--------|---|
| A | B | C | X | S |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |

From truth table,

For S ,

| | | BC | 00 | 01 | 11 | 10 | |
|--|--|----|----|-----|-----|-----|-----|
| | | A | 0 | 0 | (1) | 0 | (1) |
| | | | 1 | (1) | 0 | (1) | 0 |
| | | | | | | | |

$$S = \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + ABC$$

$$= \bar{A}(\bar{B}C + \bar{B}\bar{C}) + A(BC + \bar{B}\bar{C})$$

$$= \bar{A}(\bar{B}C + \bar{B}\bar{C}) + A(\bar{B}\bar{C} + \bar{B}C)$$

$$= \bar{A}(B \oplus C) + \bar{A}(B \oplus C)'$$

$$= A \oplus (B \oplus C)$$

$$\therefore S = A \oplus B \oplus C$$

This shows that output from circuit and truth table are same.

$$i.e., S = A \oplus B \oplus C.$$

19. A combinational circuit is defined by the function.

$$F_1 = (\bar{A}, \bar{B}, C) = \Sigma(3, 5, 6, 7)$$

$$\therefore F_2 = (A, B, C) = \Sigma(0, 2, 4, 7) \text{ Implement by using PLA.}$$

Solution:

$$F_1 = \Sigma(3, 5, 6, 7)$$

$$F_2 = \Sigma(0, 2, 4, 7)$$

Simplifying F_1 and F_2 and its complement using k-map,

For, F_1

| | | BC | 00 | 01 | 11 | 10 | |
|--|--|----|----|----|----|----|---|
| | | A | 0 | 0 | 0 | 1 | 0 |
| | | | 1 | 0 | 1 | 1 | 1 |
| | | | | | | | |

$$\therefore F_1 = AB + AC + BC$$

$$\text{and, } \bar{F}_1 = \bar{B}\bar{C} + \bar{A}\bar{B} + \bar{A}\bar{C}$$

For F_2

| | | BC | 00 | 01 | 11 | 10 | |
|--|--|----|----|----|----|-----|---|
| | | A | 0 | 1 | 0 | 0 | 1 |
| | | | 1 | 1 | 0 | (1) | 0 |
| | | | | | | | |

$$\therefore F_2 = \bar{B}\bar{C} + ABC + \bar{A}\bar{C}$$

For minimum number of product terms, we take \bar{F}_1 and F_2 . The PLA implementation table is given below;

| Product term | Input | | | Output | |
|------------------|-------|---|---|--------|-------|
| | A | B | C | F_1 | F_2 |
| $\bar{B}\bar{C}$ | - | 0 | 0 | 1 | 1 |
| $\bar{A}\bar{C}$ | 0 | - | 0 | 1 | 1 |
| $\bar{A}\bar{B}$ | 0 | 0 | - | 1 | - |
| ABC | 1 | 1 | 1 | - | 1 |
| | | | | C | T/C |




Figure: PLA implementation

20. Implement the following Boolean function using 16:1 multiplexer


$$F(A, B, C, D, E) = \Sigma m(2, 4, 5, 7, 10, 14, 15, 16, 17, 25, 26, 30, 31) \quad [2018/S]$$

Solution:

$$F(A, B, C, D, E) = \Sigma m(2, 4, 5, 7, 10, 14, 15, 16, 17, 25, 26, 30, 31)$$

Let, B, C, D, E be connected to 4 selection inputs S_3, S_2, S_1, S_0 of 16×1 MUX. For 16 input lines $I_0, I_1, I_2, \dots, I_{15}$ the MUX implementation table is;

| I_0 | I_1 | I_2 | I_3 | I_4 | I_5 | I_6 | I_7 | I_8 | I_9 | I_{10} | I_{11} | I_{12} | I_{13} | I_{14} | I_{15} | |
|-------|-------|-----------|-------|-----------|-----------|-------|-----------|-------|-------|----------|----------|----------|----------|----------|----------|------|
| A | 0 | 1 | (2) | 3 | (4) | (5) | 6 | (7) | 8 | 9 | (10) | 11 | 12 | 13 | (14) | (15) |
| A | (16) | (17) | 18 | 19 | 20 | 21 | 22 | 23 | 24 | (25) | (26) | 27 | 28 | 29 | (30) | (31) |
| A | A | \bar{A} | 0 | \bar{A} | \bar{A} | 0 | \bar{A} | 0 | A | 1 | 0 | 0 | 0 | 1 | 1 | |

Figure: 16×1 MUX implementation

21. Implement a full adder using 3×8 decoder and OR gates. [2011/F]

Solution:

Full adder Truth Table:

| Input variables | | | Outputs | |
|-----------------|---|---|---------|-----------|
| X | A | B | Sum (S) | Carry (C) |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$$S = \bar{X}\bar{A}B + \bar{X}A\bar{B} + X\bar{A}\bar{B} + XAB = \Sigma(1, 2, 4, 7)$$

$$C = \Sigma(3, 5, 6, 7)$$

and since there are three inputs and a total of eight minterms, we need a 3 to 8 line decoder. The implementation is shown in figure below. The decoder generates the eight minterms for X, A, B. The OR gate for output S forms the sum of minterms 1, 2, 4 and 7. The OR gate for output C forms the sum of minterms 3, 5, 6 and 7.




Figure: Implementation of full adder with a decoder

22. Design a full subtractor using two 4×1 MUX. [2012/F]

Solution:

Let X and Y be two inputs-minuend and subtrahend and Z be previous borrow. let B and D denote outputs borrow and difference respectively.

Truth Table

| X | Y | Z | B | D |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Let, Y and Z be connected to two selection inputs S_1, S_0 of 4×1 MUX. The MUX implementation table for inputs of 4×1 MUX is given below.

| \bar{X} | I_0 | I_1 | I_2 | I_3 |
|-----------|-----------|-----------|-------|-------|
| 0 | (1) | (2) | (3) | |
| 4 | 5 | 6 | (7) | |
| 0 | \bar{X} | \bar{X} | | 1 |

For D,

| | I_0 | I_1 | I_2 | I_3 |
|-----------|-------|-----------|-----------|-------|
| \bar{X} | 0 | (1) | (2) | 3 |
| X | (4) | 5 | 6 | (7) |
| | X | \bar{X} | \bar{X} | X |

MUX implement diagram:




Figure: For Borrow





Figure: For difference

23. Define multiplexer and De-multiplexer construct 8×1 MUX using 4×1 MUX and explain with the truth table. [2019/F]

Solution: See the topic 6.5.1 and 6.5.2;

24. Show how a full adder can be converted to a full subtractor with the addition of one inverter circuit. [2014/S]


Solution:
Full adder circuit is shown below;



Here, X and Y are input variables and Z is carry. S and C are sum and out carry respectively.

When Z = 0, operation is $X + Y$ When Z = 1 operation is $X + Y + 1$

To convert this to full subtractor, add an inverter to Y,
Now, the circuit becomes,



Here S and C represent difference and borrow respectively.

When Z = 1, the operation is $X + \bar{Y} + 1$ which is a 2's complement subtraction between X and Y i.e., $X - Y$.

When Z = 0 operation is $X + \bar{Y} = [(X + \bar{Y} + 1) - 1]$ which is also 2's complement subtraction with borrow.


Hence, in this way a full adder can be converted to full subtractor using an inverter circuit.

25. Design a circuit for 4-bit full adder subtractor. [2015/S]

Solution:

The operation of both addition and subtraction can be performed by a one common binary adder. Such binary circuit can be designed by adding an EX-OR gate with each full adder as shown in figure below.

The mode input control line M is connected with carry input of the least significant bit of the full adder. This control line decides the type of operations whether addition or subtraction.



When $M = 1$, the circuit is a subtractor and when $M = 0$ the circuit becomes adder. The EX-OR gate consists of two inputs to which one is connected to the B and the other to input M. When $M = 0$, $B \oplus 0$ produces B. then full adders add the B with A with carry input zero and hence an addition operation is performed.

When $M = 1$, $B \oplus 0$ produces B complement and also carry input is 1. Hence the complemented B inputs are added to A and 1 is added through the input carry, nothing but a 2's complement operation. Hence subtraction operation is performed.

26. Design a 4-bit arithmetic unit that performs addition when mode control bit is 0 and subtraction when mode control bit is 1. [2019/F]

Solution: See the question number 25.

CHAPTER 7

SEQUENTIAL LOGIC




| | | |
|-------|--|-----|
| 7.1 | Flip Flop and their Types..... | 240 |
| 7.1.1 | S-R (Set-Reset) Flip-Flop | 241 |
| 7.1.2 | D Flip-Flop..... | 242 |
| 7.1.3 | JK Flip Flop..... | 244 |
| 7.1.4 | T Flip Flop..... | 245 |
| 7.2 | Master-Slave Flip Flop..... | 246 |
| 7.3 | Analysis of Clocked Sequential Circuits..... | 247 |
| 7.4 | State Reduction and Assignment..... | 251 |
| 7.5 | Triggering of Flip Flops..... | 254 |
| 7.6 | Edge Triggered Device..... | 255 |
| 7.7 | Design Procedure of Sequential Circuits..... | 256 |
| 7.8 | Excitation Table of a Flip-Flop..... | 257 |
| 7.9 | Inter Conversion of Flip-Flops..... | 257 |



INTRODUCTION

The logic circuits whose outputs at any instant of time depend on the present inputs as well as on the past outputs are called sequential circuits. In sequential circuits, the output signals are fed back to the input side. A block diagram of a sequential circuit is shown below;



It consists of combinational circuits, which accept digital signals from external inputs and from outputs of memory elements and generate signals for external outputs and for inputs to memory elements, referred to as excitation.

A memory element is a medium in which one bit of information (0 or 1) can be stored or retained until necessary and thereafter its contents can be replaced by a new value. The contents of memory elements can be changed by the outputs of combinational circuits that are connected to its input.

Combinational circuit are often faster than sequential circuit since the combinational circuits do not require memory elements whereas the sequential circuit needs memory elements to perform its operations in sequence. Sequential circuits are broadly classified into two main categories, known as synchronous or clocked and asynchronous or unlocked sequential circuits, depending on the timing of their signals. A sequential circuit whose behaviour can be defined from the knowledge of its signal at discrete instants of time is referred to as a synchronous sequential circuit. In these systems, the memory elements are affected only at discrete instants of time. The synchronization is achieved by a timing device known as a system clock which generates a periodic train of clock pulses. The outputs are affected only with the application of clock pulses. The rate at which the master clock generates pulses must be slow enough to permit the slowest circuit to respond. This limits the speed of all circuits. Synchronous circuits have gained considerable domination and wide popularity.

A sequential circuit whose behaviour depends upon the sequence in which the input signals change is referred to as an asynchronous sequential circuit. The output will be affected whenever the input changes. The commonly used memory elements in these circuits are time delay devices. There is no need to wait for a clock pulse. Therefore in general, asynchronous circuits are faster than synchronous sequential circuits. However, in an asynchronous circuits, events are allowed to occur without any synchronization. And in such a case, the system becomes unstable. Since the designs of asynchronous circuits are more tedious and difficult, their uses are rather limited. The memory elements used in sequential circuits are flip flops which are capable of storing binary information.

7.1 FLIP FLOP AND THEIR TYPES

A flip flop circuit can maintain a binary state indefinitely (as long as power is delivered to the circuit) until directed by an input signal to switch states. The basic 1-bit digital memory circuit is known as a flip flop. It can have only two states, either the 1 state or the 0 state. A flip-flop is also known as a bistable multi vibrator. Flip flops can be obtained by

using NAND or NOR gates. It has one or more inputs and two outputs. The two outputs are complementary to each other.




Figure: Block diagram of a flip flop

Types of Flip-Flops

There are different types of flip flops depending on how their inputs and clock pulses cause transition between two states.

7.1.1 S-R (Set-Reset) Flip-Flop

An S-R flip flop has two inputs named Set (S) and Reset (R) and two outputs Q and \bar{Q} . The outputs are complements of each other i.e., if one of the outputs is 0 then the other should be 1. This can be implemented using NAND or NOR gates. The block diagram of an S-R flip flop is shown in figure.

It consists of a basic flip flop circuit and two additional NAND gates. The pulse input acts as an enable signal for the other two inputs. The outputs of NAND gates 3 and 4 stay at a logic 1 level as long as the clock pulse (CP) remains at 0. This is the quiescent condition for the basic flip-flop. When the pulse input goes to 1, information from the S or R input is allowed to reach the output. The set state is reached with S = 1, R = 0 and CP = 1. This causes the output of gate 3 to go to 0, the output of gate 4 to remain at 1, and the output of the flip flop at Q to go to 1. To change to the reset state, the input must be S = 0, R = 1 and CP = 1. In either case, when CP returns to 0, the circuit remains in its previous state when CP = 1 and both the S and R inputs are equal to 0, the state of the circuit does not change.




Figure: Logic diagram

An indeterminate condition occurs when CP = 1 and both S and R are equal to 1. This condition places 0's in the outputs of gates 3 and 4 and 1's in the both outputs Q and \bar{Q} . When the CP input goes back to 0 (while S and R are maintained at 1), it is not possible to determine the next state, as

it depends on whether the output of gate 3 or gate 4 goes to 1 first. This indeterminate condition makes the circuit difficult to manage. The characteristics table of the flip flop is shown below;

| Q | S | R | Q(t + 1) |
|---|---|---|--------------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | Indetermined |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | Indetermined |

This table shows the operation of the flip flop in tabular form. Q is an abbreviation of $Q(t)$ and stands for the binary states of the flip-flop before the application of a clock pulse, referred to as the present state. The S and R columns give the possible values of the inputs, and $Q(t + 1)$ is the state of the flip flop after the application of a single pulse, referred to as the next state. Note that the CP input is not included in the characteristic table. The table must be interpreted as follows. Given the present state Q and the inputs S and R, the application of a single pulse in the CP input causes the flip flop to go to the next state, $Q(t + 1)$.

The characteristic equation of the flip-flop is derived in the map.

| $\bar{S}\bar{R}$ | $\bar{S}R$ | SR | $S\bar{R}$ |
|------------------|------------|------|------------|
| \bar{Q} | | X | 1 |
| Q | 1 | | X |


$Q(t + 1) = S + \bar{R}Q$
 $SR = 0$

The equation specifies the value of the next state as a function of the present state and the inputs. The characteristics equation is an algebraic expression of the binary information of the characteristics input. The two indeterminate states are marked with don't care X's in the map, since they may result in either 1 or 0. However, the reaction $SR = 0$ must be included as part of the characteristics equation to specify that both S and R cannot equal to 1 simultaneously.

7.1.2 D Flip-Flop

One way to eliminate the undesirable condition of the indeterminate state in the RS flip flop is to ensure that input S and R are never equal to 1 at the same time. This is done in the D flip flop. The D flip-flop has only two inputs: D and CP. The D input goes directly to the S input and its complement is applied to the R input. As long as the pulse input is at 0, the outputs of gates 3 and 4 are at the 1 level and the circuit cannot change state regardless of the value of D. The D input is sampled when

$CP = 1$. If $D = 1$, the Q output goes to 1, placing the circuit in the set state. If D is 0, output Q goes to 0 and the circuit switches to the clear state.



The D flip flop receives the designation from its ability to hold data into its internal storage. This type of flip flop is sometimes called a gated D-latch. The CP input is often given the designation G (for gate) to indicate that this input enables the gated latch to make possible data entry into the circuit. The binary information present at the data input of the D flip flop is transferred to the Q output when the CP input is enabled. The output follows the data input as long as the pulse remains in its 1 state. When the pulse goes to 0, the binary information that was present at the data input at the time the pulse transition occurred is retained at the Q output until the pulse input is enabled again.

The characteristics table for the D flip flop is shown below;


| Q | D | Q(t + 1) |
|---|---|----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

It shows that the next state of the flip flop is dependent of the present state since $Q(t + 1)$ is equal to input D whether Q is equal to 0 or 1. This means that an input pulse will transfer the value of input D into the output of the flip flop independent of the value of the output before the pulse was applied. The characteristics equation shows clearly that $Q(t + 1)$ is equal to D.

| \bar{D} | D |
|-----------|---|
| \bar{Q} | |
| Q | |

$$Q(t + 1) = D$$


The graphic symbol for the level sensitive D flip flop is shown below.



7.1.3 JK Flip Flop

A JK flip flop is a refinement of the RS flip flop in that the indeterminate state of the RS type is defined in the JK type. Inputs J and K behave like inputs S and R to set and clear the flip flop respectively. The input marked J is for set and the input marked K is for reset. When both inputs J and K are equal to 1, the flip flop switches to its complement state, that is, if Q = 1, it switches to Q = 0 and vice versa.

A JK flip flop constructed with two cross coupled NOR gates and two AND gates is shown below;



Output Q is ANDed with K and CP inputs so that the flip flop is cleared during a clock pulse only if Q was previously 1. Similarly, output \bar{Q} is ANDed with J and CP inputs so that the flip flop is set with a clock pulse only when \bar{Q} was previously 1. When both J and K are 1, the input pulse is transmitted through one AND gate only the one whose input is connected to the flip flop output that is presently equal to 1. Thus, if Q = 1, the output of the upper AND gate becomes 1 upon application of the clock pulse and the flip flop is cleared. If $\bar{Q} = 1$, the output of the lower AND gate becomes 1 and the flip flop is set. In either case, the output state of the flip flop is complemented. The behaviour of the JK flip flop is demonstrated in the characteristic table.

| Q | J | K | $Q(t+1)$ |
|---|---|---|----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |


It is very important to realize that because of the feedback connection in the JK flip flop, a CP pulse that remains in the 1 state while both J and K

are equal to 1 will cause the output to complement again and repeat complementing until the pulse goes back to 0. To avoid this undesirable operation, the clock pulse must have a time duration that is shorter than the propagation delay time of the flip flop. This is a restrictive requirement, since the operation of the circuit depends on the width of pulse. The characteristic equation is shown below;

| $\bar{J}\bar{K}$ | JK | JK | $J\bar{K}$ |
|------------------|----|----|------------|
| \bar{Q} | 1 | 1 | 1 |



$$Q(t+1) = J\bar{Q} + \bar{K}Q$$

The graphic symbol for the JK flip flops is,



7.1.4 T Flip Flop

The T flip flop is a single input version of the JK flip flop. The T flip flop is obtained from the JK flip flop when both inputs are tied together. The designation T comes from the ability of the flip flop to toggle or complement, its state. Regardless of the present state, the flip flop complements its output when the clock pulse occurs while input T is 1.



The characteristic table and characteristic equation shows that when T = 0, $Q(t+1) = Q$, that is the next state is the same as the present state and no change occurs.

The characteristics table for the D flip flop is shown below;

| Q | D | $Q(t+1)$ |
|---|---|----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Figure: Characteristic table

| \bar{T} | T |
|-----------|---|
| \bar{Q} | 1 |
| Q | 1 |

$Q(t+1) = T\bar{Q} + \bar{T}Q$

Figure: Characteristic equation


When $T = 1$, then $Q(t+1) = \bar{Q}$ and the state of the flip flop is complemented.

Applications of Flips Flops

- i) It can be used as a memory element.
- ii) It can be used to eliminate key debounce.
- iii) It can be used as a delay element.
- iv) It is used as a basic building block in sequential circuits such as counters and registers.

S7.2 MASTER-SLAVE FLIP FLOP

A master-slave flip flop is constructed from two separate flip flops. One circuit serves as a master and the other as a slave and the overall circuit is referred to as a master-slave flip flop. The logic diagram of an RS master-slave flip flop is shown below;



It consists of master flip flop, a slave flip flop and an inverter. When clock pulse CP is 0, the output of the inverter is 1. Since the clock input of the slave is 1, the flip flop is enabled and output Q is equal to Y, while \bar{Q} is equal to \bar{Y} . The master flip flop is disabled because CP = 0. When the pulse becomes 1, the information then at the external R and S input is

transmitted to the master flip flop. The slave flip flop, however, is isolated as long as the pulse is at its 1 level, because the output of the inverter is 0. When the pulse returns to 0, the master flip flop is isolated, which prevents the external inputs from affecting it. The slave flip flop then goes to the same state as the master flip flop.

The timing relationship shown in figure illustrate the sequence of events that occur in a master slave flip flop.

Assume that the flip flop is in the clear state prior to the occurrence of a pulse, so that $Y = 0$ and $Q = 0$. The input conditions are $S = 1$, $R = 0$ and the next pulse should change the flip to the set state with $Q = 1$.


During the pulse transition from 0 to 1, the master flip flop is set and changes Y to 1. The slave flip is not affected because its CP input is 0. Since the master flip flop is an internal circuit, its change of state is not noticeable in the outputs Q and \bar{Q} . When the pulse returns to 0, the information from the master is allowed to pass through to the slave, making the external output $Q = 1$. Note that the external S input can be changed at the same time that the pulse goes through its negative edge transition. This is because once the CP reaches 0, the master flip flop is disabled and its R and S inputs have no influence until the next clock pulse occurs. Thus, in a master slave flip flop it is possible to switch the output of the flip flop and its input information with the same clock pulse. It must be realized that the S input could come from the output of another master-slave flip flop that was switched with the same clock pulse.

The behavior of the master slave flip flop just described dictates that the state changes in all flip flops coincide with the negative edge transition of the pulse. However, some IC master slave flip flop changes output states in the positive edge transition of clock pulses. This happens in flip flops that have an additional inverter between the CP terminal and the input of the master. Such flip flops are triggered with negative pulses, so that the negative edge of the pulse affects the master and the positive edge effects the slave on the output terminals.

The master-slave combination can be constructed for any type of flip flop by adding a compact fed RS flip flop with an inverted clock to form the slave.

Appl: A(t+1) = Shift Registers

Shift B(t+1) = d in almost every sphere of a digital logic system. Shift register present stated to count number of pulses entering into a system as ring counter;witched tail counter. As ring counter it can generate



various control signals in a sequential manner. Shift register can also generate a prescribed sequence repetitively or detect a particular sequence from data input. It can also help in reduction of hardware by converting parallel data feed to serial one.

7.3 COUNTERS

A counter is a register capable of counting the number of clock pulses arriving at its clock input. Count represents the number of clock pulses arrived. On arrival of each clock pulse, the counter is incremented by one. In case of down counter, it is decremented by one.




Figure: Positive edge triggered
n-bit counter




Figure: Negative edge triggered
n-bit counter

Figure: Logic symbol of counter

External clock is applied to the clock input of the counter. The counter can be positive edge triggered or negative edge triggered. The n-bit binary counters has n flip-flops and it has 2^n distinct states of outputs. For example; 2-bit counter has 2 flip flops and it has $4 (2^2)$ distinct states 00, 01, 10 and 11. The maximum count that the binary counter can count is $2^n - 1$. For example; in 2-bit binary counter, the maximum count is $2^2 - 1 = 3$ (11 in binary). After reaching the maximum count the counter resets to zero (0) on arrival of the next clock pulse and it starts counting again.

7.3 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS

The behaviour of a sequential circuit is determined from the inputs, the outputs and the state of its flip flops. The outputs and the next state are both a function of the inputs and the present state. The analysis of a sequential circuit consists of obtaining a table or a diagram for the time sequence of inputs, outputs and internal states. It is also possible to write Boolean expressions that describe the behaviour of the sequential circuit. However, these expressions must include the necessary time sequence, either directly or indirectly.

A logic diagram is recognized as a clocked sequential circuit if it includes flip flops. The flops may be any type and the logic diagram may or may not include combinational circuit gates.

A. State Table

The time sequence of inputs, outputs and flip flops states Y, wh be enumerated in a state table. The table consists four sections: Present state, input, next state and output. The present state section

gives the states of flip flops A and B at any given time t. The input section gives a value of x for each possible present state. The next state section shows the states of the flip flops one clock period later at time t + 1. The output section gives the value of y for each present state. The derivation of a state table consists of first listing all possible binary combinations of present state and inputs.

In other configuration, the state table has only three sections: Present state, next state and output. The input conditions are enumerated under the next-state and output section.




Figure: Example of a sequential circuit

The circuit consists of two D flip flops A and B, an input x and an output y. Since the D inputs determine the flip flop's next state, it is possible to write a set of next state equations for the circuit:

$$A(t+1) = A(t)x(t) + B(t)x(t)$$

$$B(t+1) = \bar{A}(t)x(t)$$

A state equation is an algebraic expression that specifies the condition for a flip flop state transition. The left side of the equation denotes the next state of the flip flop and the right side of the equation is a Boolean expression that specifies the present state and input conditions that make the next state equal to 1. Since all the variables in the Boolean expression are a function of the present state, we can omit the designation (t) after each variable for convenience. The previous equations can be expressed in more compact form as follows;

$$A(t+1) = Ax + Bx$$

$$B(t+1) = \bar{A}x$$

The present state value of the output can be expressed algebraically as follows;

$$y(t) = [A(t) + B(t)] \bar{x}(t)$$

Removing the symbol (t) for the present state, we obtain Boolean function:

$$y = (A + B)\bar{x}$$

The derivation of a state table consists of first listing all possible binary combinations of present state and inputs. In this case, we have eight binary combinations from 000 to 111. The next state values are then determined from the logic diagram or from the state equations. The next state of flip flop A must satisfy the state equation

$$A(t+1) = Ax + Bx$$

The next section in the state table under column A has three 1's where the present state and input value satisfy the conditions that the present state of A and input x are both equal to 1 or the present state of B and input x are both equal to 1. Similarly the next state of flip flop B is derived from the state equation

$$B(t+1) = \bar{Ax}$$

It is equal to 1 when the present state of A is 0 and input x is equal to 1. The output column is derived from the output equation

$$y = Ax + Bx$$

State table:

| Present state | | Input x | Next state | | Output y |
|---------------|---|--------------|------------|---|---------------|
| A | B | | A | B | |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 |

Another configuration of state table:


| Present state | | Next state | | | | Output | |
|---------------|---|------------|---|---------|---|---------|---------|
| | | $x = 0$ | | $x = 1$ | | $x = 0$ | $x = 1$ |
| A | B | A | B | A | B | y | y |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |

The state table of any sequential circuit with D-type flip flops is obtained by the same procedure obtained in above example. In general, a sequential circuit with m flip flops and n inputs needs 2^{mn} rows in the state table. The binary numbers from 0 through $2^{mn} - 1$ are listed under the present state and input columns. The next state section has m

columns, one for each flip flop. The binary values for the next state are derived directly from the state equations. The output section has as many columns as there are output variables. Its binary value is derived from the circuit or from the Boolean function in the same manner as in a truth table. In general, a sequential circuit may have two or more inputs or outputs.

State Diagram

The information available in a state table can be represented graphically in a state diagram. In this type of diagram, a state is represented by a circle and the transition between states is indicated by directed lines connecting the circle. The state diagram of the sequential circuit of above figure is shown in figure.



The state diagram provides the same information as the state table and is obtained directly from table. The binary number inside each circle identifies the state of the flip flops. The directed lines are labeled with two binary numbers separated by a slash. The input value during the present state is labeled first and the number after the slash gives the output during the present state. For example, the direct line from state 00 to 01 is labeled 1/0 meaning that when the sequential circuit is in the present state 00 and input is 1, the outputs 0. After the clock transition, the circuit goes to the next state 01. The same clock transition may change the input value. If the input changes to 0, then the output becomes 1, but if the input remains at 1, the output stays at 0. This information is obtained from the state diagram along the two directed lines emanating from the circle representing state 01. A directed line connecting a circle with itself indicates that no change of state occurs. There is no difference between a state table and a state diagram except in the manner of representation. The state table is easier to derive from a given logic diagram and the state diagram follows directly from the state table. The state diagram gives a pictorial view of state transitions and is the form suitable for human interpretation of the circuit operation.

STATE REDUCTION AND ASSIGNMENT

The analysis of sequential circuits starts from a circuit diagram and culminates in a state table or diagram. The design of a sequential circuit starts from a set of specification and culminates in a logic diagram.

1 State Reduction

Any design process must consider the problem of minimizing the cost of the final circuit. The two most obvious cost reductions are reductions in the number of flip flops and the number of gates. Because these two items are the most obvious, they have been extensively studied and investigated. The reduction of the number of flip flops in a sequential circuit is referred


to as the state reduction problem. State reduction algorithms are concerned with procedures for reducing the number of states in a state table while keeping the external input-output requirement unchanged. Since m flip-flops produce 2^m states, a reduction in the number of states may (or may not) result in a reduction in the number of flip-flops. An unpredictable effect in reducing the number of flip-flops is that sometimes the equivalent circuit (with less flip-flops) may require more combinational gates.

B. State Assignment

The cost of the combinational circuit part of sequential circuit can be reduced by using the known simplification methods for combinational circuits. However, there is another factor, known as the state assignment problem that comes into play in minimizing the combinational gates. State assignment procedures are concerned with methods for assigning binary values to states in such a way as to reduce the cost of the combinational circuit that drives the flip-flops. This is particularly helpful when a sequential circuit is viewed from its external input-output terminals. Such a circuit may follow a sequence of internal gates, but the binary values of the individual states may be of no consequence as long as the circuit produces the required sequence of outputs for any given sequence in inputs. This does not apply to circuits whose external output are taken directly from flip-flops with binary sequences fully specified. Various procedures have been suggested that lead to a particular binary assignment from the many available. The most common criterion is that the chosen assignment should result in a simple combinational circuit for the flip flop inputs. However to date, there are no state assignment procedures that guarantee a minimal cost combinational circuit. State assignment is one of the challenging problems of switching theory.

State Reduction and Assignment Example

Consider the input sequence 01010110100 starting from the initial state a



Complete the sequence to get following:

| | a | a | b | c | d | e | f | f | g | f | g | a |
|-------|---|---|---|---|---|---|---|---|---|---|---|---|
| State | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| Input | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |

State e and g both go to states a, and f and have outputs of 0 and 1 for $x = 0$ and $x = 1$ respectively. States g and e are equivalent and one of these states can be removed. States f and d are also equivalent so state f can be removed and replaced by d.

| | a | a | b | c | d | e | d | d | e | d | e | a |
|-------|---|---|---|---|---|---|---|---|---|---|---|---|
| State | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| Input | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |

Original state table:

| Present state | Next state | | Output | |
|---------------|------------|---------|---------|---------|
| | $x = 0$ | $x = 1$ | $x = 0$ | $x = 1$ |
| a | a | b | 0 | 0 |
| b | c | d | 0 | 0 |
| c | a | d | 0 | 0 |
| d | e | f | 0 | 1 |
| e | a | f | 0 | 1 |
| f | g | f | 0 | 1 |
| g | a | f | 0 | 1 |


Reducing the state table:

| Present State | Next state | | Output | |
|---------------|------------|---------|---------|---------|
| | $x = 0$ | $x = 1$ | $x = 0$ | $x = 1$ |
| a | a | b | 0 | 0 |
| b | c | d | 0 | 0 |
| c | a | d | 0 | 0 |
| d | e | f | 0 | 1 |
| e | a | f | 0 | 1 |
| f | e | f | 0 | 1 |

Reduced State Table

| Present State | Next state | | Output | |
|---------------|------------|---------|---------|---------|
| | $x = 0$ | $x = 1$ | $x = 0$ | $x = 1$ |
| a | a | b | 0 | 0 |
| b | c | d | 0 | 0 |
| c | a | d | 0 | 0 |
| d | e | d | 0 | 1 |
| e | a | d | 0 | 1 |

Reduced state diagram:



Reduced table with Binary assignment 1

| Present state | Next state | | Output | |
|---------------|------------|---------|---------|---------|
| | $x = 0$ | $x = 1$ | $x = 0$ | $x = 1$ |
| a 000 | 000 | 001 | 0 | 0 |
| b 001 | 010 | 011 | 0 | 0 |
| c 010 | 000 | 011 | 0 | 0 |
| d 011 | 100 | 011 | 0 | 1 |
| e 100 | 000 | 011 | 0 | 1 |

7.5 TRIGGERING OF FLIP FLOPS

The state of a flip flop is switched by a momentary change in the input signal. This momentary change is called a trigger and the transition it causes is said to trigger the flip flop. As seen from the block diagram of sequential logic, a sequential circuit has a feedback path between the combinational circuit and the memory elements.




Figure: Block diagram of a sequential circuit

This path can produce instability if the outputs of memory elements (flip flops) are changing while the outputs of the combinational circuit that go to flip flop inputs are being sampled by the clock changing until the pulse input has returned to 0. To ensure such an operation, a flip flop must have a signal propagation delay from input to output in excess of the pulse duration. This delay is usually very difficult to control if the designer

depends entirely on the propagation delay of logic gates. One way of ensuring the proper delay is to include within the flip-flop circuit a physical delay unit having a delay equal to or greater than the pulse duration. A better way to solve the feedback timing problem is to make the flip flop sensitive to the pulse transition rather than the pulse duration. A clock pulse may be either positive or negative. A positive clock source remains at 0 during the interval between pulses and goes to 1 during the occurrence of pulse. The pulse goes through two signal transitions, From 0 to 1 and the return from 1 to 0.





Figure: Definition of clock pulse transition

As shown in figure, the positive transition is defined as the positive edge and the negative transition as the negative edge. This definition applies also to negative pulses.

One way to make the flip flop respond only to a pulse transition is to use capacitive coupling. In this configuration, an RC (resistor-capacitor) circuit is inserted in the clock input of the flip flop. This circuit generates a spike in response to a momentary change of input signal. A positive edge emerges from such a circuit with a positive spike and a negative edge emerges with a negative spike. Edge triggering is achieved by designing the flip flop to neglect one spike and trigger on the occurrence of the other spike. Another way to achieve edge triggering is to use a master-slave or edge triggered flip-flop.

7.6 EDGE TRIGGERED DEVICE

A circuit whose outputs change on the transition of a signal is called an edge triggered device. Master slave circuits can be used for this purpose. Positive edge triggered device respond to a low to high (0 to 1) transition and negative edge-triggered device respond to a high-to-low (1 to 0) transition.



Different type of flip flops are designed to respond either to positive edge or to a negative edge of a clock pulse. These flip flops are known as edge

triggered clocked flip flops. Positive edge triggering is schematically indicated by a small angle bracket on the clock input to the flip flop. On the other hand, the negative edge triggering is indicated schematically by a small circle and angle bracket on the clock input. Flip flops that are not edge triggered are called level triggered flip flops. They respond to their inputs while the clock signal is at high level and retain their output values after the level changes. If there were an inversion circle at the clock input, the device would respond during a low level instead. Level triggered operation is described as asynchronous since the output is not synchronized by a distinct trigger.

7.7 DESIGN PROCEDURE OF SEQUENTIAL CIRCUITS

The design of a sequential circuit follow certain steps. The steps may be listed as follows;

- The word description of a circuit may be given accompanied with a state diagram or timing diagram or other pertinent information.
- Then from the given state diagram the state table has to be prepared.
- If the state reduction mechanism is possible, then the numbers of states may be reduced.
- After state reduction, assign binary values to the states if the states contain letter symbols.
- Then the number of flip flops required is to be determined. Each flip flop is assigned a letter symbol.
- Then the choice has to be made regarding the type of flip flop to be used.
- With the help of state table and the flip flop excitation and the output tables have to be determined.
- Then using some simplification technique, e.g., Karnaugh map or some other method, the circuit output functions and the flip flop input functions have to be determined.
- Then the logic diagram has to be drawn.

Although certain steps have been specified for designing the sequential circuit, the procedure can be shortened with experience. A sequential circuit is made up of flip flops and combinational logic. One of the most important parts is the choice of flip flop. From the excitation table of different flip flops, we see that the J-K flip flop excitation table contains the maximum number of don't care conditions. Hence for designing any sequential circuit, it will be most simplified if the circuit is designed with J-K flip flop.

Any design process must consider the problem of minimizing the cost of the final circuit. The most obvious cost reductions are reductions in the number of flip flops and the number of gates. The reduction of the number of flip flops in a sequential circuit is referred to as the state reduction. Since m flip flops produce $2m$ states, a reduction in the number of states may or may not result in a reduction of the numbers of flip flops.

State reduction algorithms are concerned with procedures for reducing the number of states in a state table while keeping the external input-output requirements unchanged.

1.8 EXCITATION TABLE OF A FLIP-FLOP

The truth table of a flip flop is also referred to as the characteristic table of a flip-flop, since this table refers to the operational characteristics of the flip flop. But in designing sequential circuits, we often face situations where the present state and the next state of the flip-flop is specified and we have to find out the input conditions that must prevail for the desired output condition. By present and next states we mean to say the conditions before and after the clock pulse respectively. A table below gives the excitation table for S-R, D, J-K and T flip-flops. These conditions are derived from the corresponding characteristic tables of the flip-flops.

| Present state | Next state | S-R FF | | DFF | J-K FF | | T-FF | | |
|---------------|------------|--------|-----------|-------|--------|-------|-------|-------|-------|
| | | Q_n | Q_{n+1} | S_n | R_n | D_n | J_n | K_n | T_n |
| 0 | 0 | 0 | 0 | X | 0 | 0 | 0 | X | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | X | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | X | 1 |
| 1 | 1 | X | 1 | 0 | 1 | X | 1 | 1 | 1 |

1.9 INTER CONVERSION OF FLIP-FLOPS




Figure: General model for conversion of one type of flip-flop to another type

From the model, we see that it is required to design the conversion logic for converting new input definitions into input codes that will cause the given flip flop to work like the desired flip-flop. To design the conversion logic, we need to combine the excitation table for both flip flops and make a truth table with data input (s) and Q as the inputs and the input (s) of the given flip flops as the output (s).

Conversion of an S-R flip-flop to a D flip-flop

The excitation table of S-R flip flops are given in the table.

| FF data inputs | Output | S-R FF inputs | |
|----------------|--------|---------------|---|
| D | Q | S | R |
| 0 | 0 | 0 | X |
| 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 1 | X | 0 |

K-map for inputs S and R

| | | | |
|---|---|---|---|
| | Q | 0 | 1 |
| D | 0 | 0 | 0 |
| 1 | 1 | X | |


∴ $S = D$

and,

| | | | |
|---|---|---|---|
| | Q | 0 | 1 |
| D | 0 | X | 1 |
| 1 | 0 | 0 | |

∴ $R = \bar{D}$

Hence, the circuit may be designed as

**B. Conversion of an S-R flip flop to a J-K flip flop**

The excitation tables of S-R and J-K flip-flop are given in the table below;

| FF data inputs | | Output | S-R FF inputs | |
|----------------|---|--------|---------------|---|
| J | K | Q | S | R |
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 0 | 0 | X |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | X | 0 |
| 1 | 0 | 1 | X | 0 |

From the truth table, the K-map is prepared as,


| | | | | | |
|---|----|----|----|----|----|
| | KQ | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | X | 0 | 0 |
| 1 | 1 | X | 0 | 0 | 1 |

∴ $S = J\bar{Q}$

| | | | | | |
|---|----|----|----|----|----|
| | KQ | 00 | 01 | 11 | 10 |
| 0 | X | 0 | 1 | X | |
| 1 | 0 | 0 | 1 | 0 | |

∴ $R = KQ$

Hence the circuit may be realized as

**Conversion of an S-R flip flop to a T flip-flop**

Excitation table:

| FF data inputs | Output | S-R FF inputs | |
|----------------|--------|---------------|---|
| T | Q | S | R |
| 0 | 0 | 0 | X |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 0 | 1 | X | 0 |

K-map:


| | | | |
|---|-----|---|---|
| | Q | 0 | 1 |
| T | 0 | 0 | X |
| 1 | (1) | 0 | |

 $S = T\bar{Q}$

| | | | |
|---|---|-----|---|
| | Q | 0 | 1 |
| T | 0 | X | 0 |
| 1 | 0 | (1) | |

 $R = TQ$

Hence the circuit may be designed as,



D. Conversion of a D flip flop to an S-R flip-flop

Excitation Table:


| FF data inputs | Output | S-R FF inputs | |
|----------------|--------|---------------|---|
| S | R | Q | D |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 |

K-map:

| S | RQ | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | X | X |


$$D = S + \bar{R}Q$$

Hence the circuit may be realized as,

**E. Conversion of D flip flop to a JK flip-flop**


Excitation Table:

| FF data inputs | Output | D FF inputs | |
|----------------|--------|-------------|---|
| J | K | Q | D |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 |




$$D = J\bar{Q} + \bar{K}Q$$

Hence the circuit may be designed as,

**f. Conversion of a D flip flop to a T flip-flop**


Excitation table:

| FF data inputs | Output | D FF inputs | |
|----------------|--------|-------------|---|
| T | Q | D | D |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |



$$D = T\bar{Q} + \bar{T}Q$$

Hence the circuit may be designed as,



G. Conversion of a J-K flip flop to a D flip-flop excitation Table

| FF data inputs | Output | J-K FF inputs | |
|----------------|--------|---------------|----|
| D | Q | J | 'K |
| 0 | 0 | 0 | X |
| 1 | 0 | 1 | X |
| 0 | 1 | X | 1 |
| 1 | 1 | X | 0 |

K-map:


| T | 0 | 1 |
|---|---|---|
| 0 | 0 | X |
| 1 | 1 | X |

$$J = D$$

| R | 0 | 1 |
|---|---|---|
| 0 | X | 0 |
| 1 | X | 1 |

$$K = \bar{D}$$

Hence the circuit may be designed as,

**H. Conversion of a J-K flip flop to a T flip-flop excitation table**

| FF data inputs | Output | J-K FF inputs | |
|----------------|--------|---------------|---|
| T | Q | J | K |
| 0 | 0 | 0 | X |
| 1 | 0 | 1 | X |
| 1 | 1 | X | 1 |
| 0 | 1 | X | 0 |

K-map:


| T | 0 | 1 |
|---|---|---|
| 0 | 0 | X |
| 1 | 1 | X |

$$J = T$$

| R | 0 | 1 |
|---|---|---|
| 0 | X | 0 |
| 1 | X | 1 |

$$K = T$$

The circuit may be realized as,

**Conversion of T flip-flop to a S-R flip-flop excitation table:**


| FF data inputs | Output | D FF inputs | |
|----------------|--------|-------------|---|
| S | R | Q | T |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 |
| 1 | | | 0 |

K-map:

| S | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | X | X |

$$T = S\bar{Q} + RQ$$

The circuit may be designed as,

**I. Conversion of a T flip-flop to a J-K flip flop**

Excitation table:


| FF data inputs | Output | D FF inputs | | |
|----------------|--------|-------------|---|--|
| J | K | Q | T | |
| 0 | 0 | 0 | 0 | |
| 0 | 1 | 0 | 0 | |
| 1 | 0 | 0 | 1 | |
| 1 | 1 | 0 | 1 | |
| 0 | 1 | 1 | 1 | |
| 1 | 1 | 1 | 1 | |
| 0 | 0 | 1 | 0 | |
| 1 | 0 | 1 | 0 | |

K-map:

| | | KQ | |
|---|--|----|----|
| | | 00 | 01 |
| J | | 00 | 0 |
| 0 | | 0 | |
| 1 | | 1 | 1 |

$$T = J\bar{Q} + KQ$$

Hence the circuit may be designed as,

**K. Conversion of a T flip-flop to a D flip flop excitation table**


| FF data inputs | Output | T FF inputs |
|----------------|--------|-------------|
| D | Q | T |
| 0 | 0 | 0 |
| 1 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 1 | 0 |

K-map

| | | Q | |
|---|--|-----|-----|
| | | 0 | 1 |
| D | | 0 | (1) |
| 0 | | 0 | |
| 1 | | (1) | 0 |

$$T = \bar{D}Q + D\bar{Q}$$

The circuit may be designed as,



1. Explain about the JK Flip-Flop with respect to truth table, K-map, logic diagram, characteristic equation. [2011/F, 2011/S, 2012/F, 2013/F, 2013/S, 2014/S, 2015/F, 2016/S, 2017/S, 2018/F, 2019/S]

- Solution: See topic 7.1.3.
2. Explain the operation of D Flip-Flop with the help of the table, logic diagram, K-map and characteristic equation. [2011/S]

- Solution: See the topic 7.1.2.
3. Explain the operation of T Flip-flop with the help of truth table, diagram, K-map and characteristic equation. [2012/S]

- Solution: See the topic 7.1.4.
4. Write short notes on state table state diagram. [2012/F]

- Solution: See the topic 7.3.A and 7.3.B.
5. Write short notes on state reduction and assignment. [2012/S, 2013/S, 2018/S]

- Solution: See the topic 7.4.
6. Write short notes on Master slave flip-flop. [2013/S, 2013/F, 2014/S, 2017/S, 2018/F, 2019/F]

- Solution: See the topic 7.2.
7. How J-K flip flop can be converted into T flip-flop. [2013/F, 2019/F]

- Solution: See the topic 7.9 H.
8. Write short notes on D flip-flop. [2016/F]

- Solution: See the topic 7.1.2.
9. Explain the operation of clocked R-S flip flop with the help of its logic diagram characteristic table and characteristic equation. [2017/F, 2017/S]

- Solution: See the topic 7.1.1.

10. How R-S flip flop can be converted into T flip-flop? [2017/S]

- Solution: See the topic 7.9 (C).

11. Difference between latches and flip flops. [2019/F]

Solution:

| Latches | Flip-flops |
|--|--|
| Latches are building blocks of sequential circuit and these can be built from logic gates. | Flip flops are also building blocks of sequential circuits but these can be built from latches. |
| Latch continuously checks its inputs and changes its output correspondingly. | It continuously checks its inputs and changes its output correspondingly only at time determined by clocking signal. |

| | |
|---|--|
| It is based on the enable function input. | It works on the basis of clock pulse. |
| It is a level triggered. | It is an edge triggered. |
| It has no clock signal. | It has a clock signal. |
| It works only with binary inputs. | It works with binary inputs as well as clock signal. |
| It cannot be used as register. | It can be used as register. |
| Power requirement is less. | Power requirement is more. |
| It is asynchronous device. | It is a synchronous device. |

12. Difference between synchronous logic and asynchronous logic. [2011/S, 2012/F, 2017/F]

Solution:

| Synchronous Logic | Asynchronous Logic |
|---|---|
| They have faster speed. | They have slower speed. |
| Components required is more. | Components required is less. |
| Higher cost. | Lesser cost. |
| Clock is different for all flip-flops. | Clock is same for all flip flops. |
| They have high operating frequency. | They have low operating frequency. |
| Memory elements are clocked flip flops. | Memory element are either unlocked flip-flop or time delay elements. |
| The change in input signals can affect memory elements upon activation of clock signal. | The change in input signals can affect memory element at any instant of time. |

13. What are the disadvantages of R-S flip flop? [2012/F, 2017/S]

Solution:

The one major disadvantage of S-R flip flop is that in the condition when the clock is triggered the inputs become high which is an undesirable condition because it causes invalid input, the condition in which we can't predict the output.

14. Write the advantages of J-K flip flop over S-R flip-flop. [2013/S]

Solution:

Advantages of J-K flip flop over S-R flip flop are,

- i) The indeterminate state is eliminated.
- ii) There is a single input that can be used for setting or resetting.

15. Write short notes on edge triggered flip-flop. [2017/S]

Solution:

In a level triggered flip-flop, the output responds to the data present at the inputs during the time clock pulse level is high or low. That is, any changes at the input during the time the clock is active (High or Low) are reflected at the output as per its function table.

In an edge triggered flip-flop, the output responds to the data at the inputs only on low to high or high to low transition of the clock signal. The flip-flop in the two cases is referred to as positive edge triggered and negative edge triggered respectively. Any changes in the input during the time the clock pulse is high or low do not have any effect on the output. In the case of an edge triggered flip-flop, an edge detector circuit transforms the clock input into a very narrow pulse that is a few nano seconds wide. This narrow pulse coincides with either Low-to-High or High-to-Low transitions of the clock input, depending upon whether it is a positive edge triggered flip-flop or a negative edge-triggered flip-flop. This pulse is so narrow that the operation of the flip-flop can be considered to have occurred on the edge itself.




Figure: Edge triggered R-S flip flops





Figure: Positive edge triggered edge detector circuits




Figure: Positive edge R-S flip-flops circuit symbol




Figure: Negative edge triggered edge detector circuits





Figure: Circuit symbol of negative edge trigger R-S flip flop

16. Realize the following state diagram into a circuit using J-K flip-flop. [2014/S]

**Solution:**

Let A and B denote four different states, X and Y denote input and output respectively. The state excitation table for above state diagram using J-K flip flop is given below;

| Present state | Input | Next state | | Output | Flip-flops inputs | | | |
|---------------|-------|------------|---|--------|-------------------|----------------|----------------|----------------|
| | | A | B | | J _A | K _A | J _B | K _B |
| 00 | 0 | 0 | 0 | 1 | 0 | X | 0 | X |
| 00 | 1 | 0 | 1 | 0 | 0 | X | 1 | X |
| 01 | 0 | 1 | 1 | 1 | 1 | X | X | 0 |
| 01 | 1 | 1 | 0 | 1 | 0 | X | X | 0 |
| 10 | 0 | 1 | 0 | 0 | X | 0 | 0 | X |
| 10 | 1 | 0 | 1 | 1 | X | 1 | 0 | X |
| 11 | 1 | 1 | 0 | 0 | X | 0 | X | 0 |
| 11 | 0 | 0 | 1 | 1 | 0 | X | 0 | 1 |

| K-map: BX | | 00 | 01 | 11 | 10 |
|-----------|---|----|----|----|----|
| A | 0 | 0 | 0 | 0 | 1 |
| 1 | X | X | X | X | X |

$$J_A = B\bar{X}$$

| K-map: BX | | 00 | 01 | 11 | 10 |
|-----------|---|----|----|----|----|
| A | 0 | X | X | X | X |
| 1 | 0 | 1 | 0 | 0 | 0 |

$$K_A = \bar{B}X$$

| K-map: BX | | 00 | 01 | 11 | 10 |
|-----------|---|----|----|----|----|
| A | 0 | 0 | 1 | X | X |
| 1 | 0 | 0 | X | X | X |

$$J_B = \bar{A}X$$


| K-map: BX | | 00 | 01 | 11 | 10 |
|-----------|---|----|----|----|----|
| A | 0 | X | X | 0 | 0 |
| 1 | X | X | 1 | 0 | 0 |

$$K_B = AX$$


| K-map: BX | | 00 | 01 | 11 | 10 |
|-----------|---|----|----|----|----|
| A | 0 | 1 | 0 | 1 | 1 |
| 1 | | | 0 | 1 | 1 |

$$Y = \bar{A}\bar{X} + \bar{A}B + B\bar{X}$$

Circuit diagram is:




17. Realize the following state diagram into a circuit using S-R flip flop.
[2014/F]




Solution:

State excitation table;

Circuit diagram is:



18. Design a sequential circuit corresponding to given state diagram using J-K flip-flop. [2015S]



Solution:

Let AB denotes the state variables, X and Y denotes input and output respectively. The state excitation table above state diagram using J-K flip-flops is given below;

| Present state B | Input X | Next state | | Output Y | Flip-flops inputs | | | |
|--------------------|------------|------------|---|-------------|-------------------|----------------|----------------|----------------|
| | | A | B | | J _A | K _A | J _B | K _B |
| 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X |
| 0 | 1 | 0 | 1 | 0 | 0 | X | 1 | X |
| 0 | 0 | 1 | 1 | 0 | 1 | X | X | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | X | X | 0 |
| 0 | 0 | 0 | 0 | 0 | X | 0 | 0 | X |
| 0 | 1 | 0 | 1 | 1 | X | 1 | 0 | X |
| 1 | 0 | 1 | 0 | 0 | 1 | X | 0 | X |
| 1 | 1 | 1 | 1 | 1 | 0 | X | 0 | X |
| 1 | 1 | 1 | 0 | 0 | X | 0 | X | 1 |
| 1 | 1 | 0 | 0 | 0 | X | 0 | X | 0 |

| K _A BP BX | 00 | 01 | 11 | 10 |
|-------------------------|----|----|----|----|
| | A | 0 | 0 | 0 |
| A | 0 | 0 | X | X |
| | 1 | X | X | X |

| J _A = B̄X BX | 00 | 01 | 11 | 10 |
|----------------------------|----|----|----|----|
| | A | 0 | X | X |
| A | 0 | X | 1 | X |
| | 1 | 0 | 1 | 0 |


| K _A = B̄X BX | 00 | 01 | 11 | 10 |
|----------------------------|----|----|----|----|
| | A | 0 | 1 | X |
| A | 0 | 1 | 1 | X |
| | 1 | 0 | 0 | X |

| J _B = ĀX BX | 00 | 01 | 11 | 10 |
|----------------------------|----|----|----|----|
| | A | 0 | X | 0 |
| A | 0 | X | X | 0 |
| | 1 | X | X | 1 |


| K _B = ĀX BX | 00 | 01 | 11 | 10 |
|----------------------------|----|----|-----|----|
| | A | 0 | 0 | 0 |
| A | 0 | 0 | 0 | 0 |
| | 1 | 0 | (1) | 0 |

$$Y = A\bar{B}X$$

Circuit diagram is:



19. Design a sequential circuit corresponding to the given state diagram using D flip flop for the following state diagram. [2015/F]



Solution:

State excitation table using D flip-flop;

| Present state | | Input | Next state | | Output | Flip-flops inputs | |
|---------------|---|-------|------------|---|--------|-------------------|----------------|
| A | B | X | A | B | Y | D _A | D _B |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

| Karnaugh Map | | 00 | 01 | 11 | 10 |
|--------------|---|----|----|----|----|
| A | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 |


| Karnaugh Map | | 00 | 01 | 11 | 10 |
|--------------|---|----|----|----|----|
| A | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 |

$$\begin{aligned}D_A &= A\bar{B} + B\bar{X} \\D_B &= \bar{A}X + \bar{B}X + AB\bar{X} = X(\bar{A} + \bar{B}) + AB\bar{X} \\&= X(\bar{A}\bar{B}) + AB\bar{X} \\&= (AB) \oplus X\end{aligned}$$


| Karnaugh Map | | 00 | 01 | 11 | 10 |
|--------------|---|----|----|----|----|
| A | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 |

$$Y = \bar{B}X$$

Circuit diagram:



20. Realize the following state diagram into a circuit using T flip-flop.
[2016/F]



Solution:

State excitation table using T flip-flop;

| Present state | | Input | Next state | | Flip-flops inputs | |
|---------------|---|-------|------------|---|-------------------|----------------|
| A | B | X | A | B | T _A | T _B |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 |

From the table, we can derive expression for T_A and T_B,

K-map;


| A | B | BX | | | |
|---|---|----|----|----|----|
| | | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 |

$$T_A = \overline{A} \overline{B} X + \overline{A} B X$$


| A | B | BX | | | |
|---|---|----|----|----|----|
| | | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 |

$$T_B = \overline{A} \overline{B} X + A B X = X(\overline{A} \overline{B} + A B) = X(A \oplus B)$$

Circuit diagram;



1. Realize the following state diagram into a circuit using S-R flip-flop.
[2016/S]



Solution: State excitation Table;

| Present state | | State | Next state | | Output | Flip-flops inputs | | | |
|---------------|---|-------|------------|---|--------|-------------------|----------------|----------------|----------------|
| A | B | X | A | B | Y | S _A | R _A | S _B | R _B |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | X | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | X | 0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | X | X | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | X | 0 | 0 | X |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | X | 0 | X | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | X | 0 | 0 | 1 |

K-map;

| A | B | BX | | | |
|---|---|----|----|----|----|
| | | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | X | 0 | X | X |

$$S_A = BX$$

| | BX | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | X | X | X | 0 |
| 1 | 0 | 1 | 0 | 0 |

$R_A = \bar{B}X$

| | BX | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | X | X |
| 1 | 0 | 0 | 0 | X |

$S_B = \bar{A}X$


| | BX | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | X | 0 | 0 | 0 |
| 1 | X | X | 1 | 0 |

$R_B = AX$


| | BX | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |

$\therefore Y = \bar{A}\bar{X} + AB + B\bar{X}$

Circuit diagram;



Design a sequential circuit corresponding to the given state diagram using S-R flip-flop for the following state diagram. [2018/F]



Solution:
State excitation Table;

| Present state | Input | Next state | | Output | Flip-flops inputs | | | |
|---------------|-------|------------|---|--------|-------------------|----------------|----------------|----------------|
| | | A | B | | S _A | R _A | S _B | R _B |
| 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | X | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | X | 0 | 0 | X |
| 1 | 0 | 1 | 1 | 1 | X | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | X | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |

K-map:

| | BX | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 1 |
| 1 | X | X | 0 | X |

$S_A = B\bar{X}$

| | BX | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | X | X | X | 0 |
| 1 | 0 | 0 | 1 | X |

$R_A = BX$

| | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0 | 1 | X | 0 |
| 1 | 0 | 1 | 0 | X |

$S_B = \bar{B}X$


| | 00 | 01 | 11 | 10 |
|---|----|----|-----|----|
| 0 | X | 0 | 0 | 1 |
| 1 | X | 0 | (1) | 0 |

$R_B = \bar{A}\bar{X} + ABX$


| | 00 | 01 | 11 | 10 |
|---|----|----|----|----|
| 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 |

$Y = \bar{B}X$

Circuit diagram:



- Design a sequential circuit corresponding to the given state diagram using J-K flip-flop for the following state diagram. [2019/F]



Solution:
State excitation Table;

| Present state | Input | Next state | | Output | Flip-flops inputs | | | |
|---------------|-------|------------|---|--------|-------------------|----------------|----------------|----------------|
| | | A | B | | J _A | K _A | J _B | K _B |
| 0 | 0 | 0 | 0 | 0 | 0 | X | 0 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | X | 1 | X |
| 0 | 1 | 0 | 1 | 0 | 1 | X | X | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | X | X | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | X | 0 | X |
| 1 | 0 | 1 | 1 | 1 | 1 | X | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | X | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | X | 1 | X |

K-map:

| | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | X | X | X | X | X |

$J_A = B\bar{X}$

| | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | X | X | X | X | X |
| 1 | 0 | 0 | 1 | X | 0 |

$K_A = BX$

| A | BX | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | | 0 | 1 | X | X |
| 1 | | 0 | 1 | X | X |

$J_B = X$


| A | BX | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | | X | X | 0 | 1 |
| 1 | | X | X | 1 | 0 |

$K_B = \bar{A}\bar{X} + AX = A \odot X$

| A | BX | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | | 0 | 1 | 0 | 0 |
| 1 | | 0 | 1 | 0 | 0 |

$Y = \bar{B}X$

Circuit diagram;



CHAPTER 8

REGISTERS, COUNTERS AND MEMORY UNIT




| | |
|--------------------------------------|-----|
| Registers | 283 |
| § 1 Shift Registers | 284 |
| § 2 Ripple Counters | 294 |
| § 3 Synchronous Counters | 297 |
| § 4 Johnson Counter | 297 |
| § 5 Random Access Memory (RAM) | 300 |
| § 6 Error Correction Codes | 301 |
| § 7 Hazards | 303 |
| | 306 |



8.1 REGISTERS

A register is a group of binary storage cells capable of holding binary information. A group of flip flops constitutes a registers, since each flip-flop can work as a binary cell. An n-bit register, has n flip-flops and is capable of holding n-bits of information. In addition to flip flops, a register can have a combinational part that performs data processing tasks. Various types of registers are available in MSI circuits. The simplest possible register is one that contains no external gates and is constructed of only flip-flops. Figure below shows such type of register constructed of four S-R flip flops with a common clock pulse input. The clock pulse enable all the flip flops at the same instant so that the information available at the four inputs can be transferred into 4-bit register.



All the flip-flops in a register should respond to the clock pulse transition. Hence they should be either of the edge triggered type or the master slave type. A group of flip flops sensitive to the pulse duration is commonly called a gated latch. Latches are suitable to temporarily store binary information that is to be transferred to an external destination. They should not be used in the design of sequential circuit that have feedback connections.

8.2 SHIFT REGISTERS

A register capable of shifting its binary contents either to the left or the right is called a shift register. The shift register permits the stored data to move from a particular location to some other location within the register. Registers can be designed using discrete flip-flops (S-R, J-K and D-type). The data in shift register can be shifted in two possible ways: (a) serial shifting and (b) parallel shifting. The serial shifting method shifts one bit at a time for each clock pulse in a serial manner, beginning with either LSB or MSB. On the other hand, in parallel shifting operation, all the data (input or output) gets shifted simultaneously during a single clock pulse. Hence we may say that parallel shifting operation is much faster than serial shifting operation.

There are two ways to shift data into a register (serial or parallel) and similarly two ways to shift the data out of the register. This leads to the construction of four basic types of registers. All of the four configurations are commercially available as TTL MSI/LSI circuits. They are;

- Serial In/Serial out (SISO)
- Serial In/Parallel out (SIPO)
- Parallel In/Serial out (PISO)
- Parallel In/Parallel out (PIPO)




Figure: (a) SISO




Figure: (b) SIPO




Figure: (c) PISO




Figure: Four types of shift registers

Serial-In-Serial Out Shift Register (SISO)

This type of register accepts data serially, i.e., one bit at a time at the single input line. The output is also obtained on a single output line in a serial fashion. The data within the register may be shifted from left to right using shift left register or may be shifted from right to left using shift right register.

Shift-right Register

A shift register can be constructed with either J-K or D flip-flops as shown in figure. A J-K flip-flop, based shift register required connection of both J and K inputs. Input data are connected to the J and K Inputs of the left most flip-flop. To input a 0, one should apply a 0 bit the J input, i.e., $J = 0$ and $K = 0$ and vice-versa. With the application of a clock pulse, the data will be shifted by one bit to the right.




Figure: Shift-right register using J-K flip-flops.

In the shift register using D flip flop, D input of the left most flip-flop is used as a serial input line. To input 0, one should apply 0 at the D input and vice-versa.




Figure: Shift-right register using D flip-flops

The clock pulse is applied to all the flip-flops simultaneously. When the clock pulse is applied, each flip-flop is either set or reset according to the data available at that point of time at the respective inputs of the individual flip flops. Hence the input data at the serial input line is entered into flip flop A by the first clock pulse. At the same time, the data of stage A is shifted into stage B and so on to the following stages. For each clock pulse, data stored in the register is shifted to the right by one stage. New data is entered into stage A whereas the data present in stage D are shifted out to the right.

Table: Operation of the shift-right register

| Timing pulse | Q_A | Q_B | Q_C | Q_D | Serial output at Q_D |
|-----------------------------------|-------|-------|-------|-------|------------------------|
| Initial value | 0 | 0 | 0 | 0 | 0 |
| After 1 st clock pulse | 1 | 0 | 0 | 0 | 0 |
| After 2 nd clock pulse | 1 | 1 | 0 | 0 | 0 |
| After 3 rd clock pulse | 0 | 1 | 1 | 0 | 0 |
| After 4 th clock pulse | 1 | 0 | 1 | 1 | 1 |

For example; consider that all the stages are reset and a logical input 1011 is applied at the serial input line connected to stage A. The data after four clock pulses is shown in table above.

Let us now illustrate the entry of the 4-bit number 1011 into the register, beginning with the right most bit. A 1 is applied at the serial input line, making $D = 1$. As the first clock pulse is applied, flip flop A is SET, thus storing the 1. Next, a 1 is applied to the serial input making $D = 1$ for the flip flop A and $D = 1$ for the flip-flop B also, because the input of flip flop B is connected to the Q_A input.

When the second clock pulse occurs, the 1 on the data input is shifted to the flip flop A and the 1 in the flip flop A is shifted to flip flop B. The 0 the binary number is now applied at the serial input line and the third clock pulse is now applied. This 0 is entered in the flip flop A and the 1 stored in flip flop A is now shifted to flip flop B and the 1 stored in flip flop B is now shifted to flip flop C. The last bit in the binary number that is the 1 is now applied at the serial input line and the fourth clock pulse is now applied. This 1 now enters the flip-flop A and the 0 stored in the flip-flop A is now shifted to flip-flop B and the 1 stored in flip-flop B is now shifted to the flip flop C and the 1 stored in flip-flop C is now shifted to flip-flop D. Thus the entry of the 4-bit binary number in the shift-right register are completed.

For the third column of table, we can get the serial output of the data that is being entered in the register. We find that after the first, second and the third clock pulses the output at the serial output line i.e., Q_D is 0. After the fourth clock pulse the output at the serial output line is 1. If we want to get the total data that we have entered in the register in a serial manner from Q_D , then we have to apply another three clock pulses. After the fifth clock pulse we will get another at Q_D will be 0 and after the seventh clock pulse the output at Q_D will be 1. In this process of the fifth, sixth and the seventh clock pulses if no data is being supplied at the serial input line then the A, B, and C flip-flops will again be RESET with output 0.




Figure: Waveforms of 4-bit serial input shift-right register

The waveforms shown in figure above illustrate the entry of a 4-bit number 1011. For a J-K flip-flop, the data bit to be shifted into the flip-flop must be present at the J and K inputs when the clock transitions from low to high occur. Since the data bit is either 1 or 0, there can be two different cases.

- To shift a 1 into flip-flop, $J = 1$ and $K = 0$.
- To shift a 0 into the flip flop, $J = 0$ and $K = 1$.

At time A

All the flip-flops are reset. At the serial data input has a 1 is given and with the first clock pulse this 1 is shifted at Q_A making $Q_A = 1$. At the same time, the 0 in Q_A is shifted to Q_B and the 0 in Q_B is shifted to Q_C and the 0 in Q_C is shifted to Q_D . Hence the flip-flop outputs just after time A are,
 $Q_A Q_B Q_C Q_D = 1000$

At time B

The flip-flop A contains 1 and all other flip-flop contains 0. Now, again 1 is given at the serial data input line. With the second clock pulse this 1 is shifted to Q_A . The 1 in Q_A is shifted to Q_B and the 0 in Q_B is shifted to Q_C and the 0 in Q_C is shifted to Q_D . Hence the flip flop outputs just after time B are;

$$Q_A Q_B Q_C Q_D = 1100$$

At time C

The flip-flop A and flip-flop B contain 1 and all other flip-flops contain 0. Now an 0 is given at the serial data input line. With the third clock pulse this 0 is shifted to Q_A . The 1 in Q_A is shifted to Q_B and the 1 in Q_B is shifted to Q_C and 0 in Q_C is shifted to Q_D . Hence the flip-flop outputs just after time C are;

$$Q_A Q_B Q_C Q_D = 0110$$

At time D

The flip B and flip flop C contain 1 and all other flip-flops contain 0. Now another 1 is given at the serial data input line. With the fourth clock pulse this 1 is shifted to Q_A . The 0 in Q_A is shifted to Q_B and the 1 in Q_B is shifted to Q_C and the 1 in Q_C is shifted to Q_D . Hence the flip-flop outputs just after time C are;

$$Q_A Q_B Q_C Q_D = 1011$$

II. Shift-Left Register

A shift-left register can also be constructed with either J-K or D flip-flops.




Figure: Shift-left register using D flip-flops




Figure: Shift-left register using JK flip-flops

Let us now illustrate the entry of the 4-bit number 1110 into the register, beginning with the right-most bit. A 0 is applied at the serial input line, making $D = 0$. As the first clock pulse is applied, flip-flop A is RESET, thus storing the 0. Next a 1 is applied to the serial input, making $D = 1$ for flip-flop A and $D = 0$ for the flip-flop B because the input of flip-flop B is connected to the Q_A output.

When the second clock pulse occurs, the 1 on the data input is shifted to the flip flop A and the 0 in the flip-flop A is shifted to flip flop B. The 1 in the binary number is now applied at the serial input line and the third clock pulse is now applied. This 1 is entered in flip-flop A and the 1 stored in flip flop A is now shifted to flip-flop B and the 0 stored in flip-flop B is now shifted to flip-flop C. The last bit in the binary number that is the 1 is now applied at the serial input line and the fourth clock pulse is now applied. This 1 now enters the flip flop A and the 1 stored in flip-flop A is now shifted to flip-flop B and the 1 stored in flip-flop B is now shifted to flip-flop C and the 0 stored in flip-flop C is now shifted to flip-flop D. Thus the entry of the 4-bit binary number in the shift-right register is now completed.

Table: Operation of Shift-Left register

| Timing pulse | Q_D | Q_C | Q_B | Q_A | Serial output at Q_D |
|-----------------------------------|-------|-------|-------|-------|------------------------|
| Initial value | 0 | 0 | 0 | 0 | 0 |
| After 1 st clock pulse | 0 | 0 | 0 | 0 | 0 |
| After 2 nd clock pulse | 0 | 0 | 0 | 1 | 0 |
| After 3 rd clock pulse | 0 | 0 | 1 | 1 | 0 |
| After 4 th clock pulse | 0 | 1 | 1 | 1 | 0 |

B. Serial In-Parallel Out Register (SIPO)

In this type of register, the data is shifted in serially, but shifted out in parallel. To obtain the output in parallel, it is required that all the output bits are available at the same time. This can be accomplished by connecting the output of each flip-flop to an output pin.

IC 74164 is an example of 8-bit serial in parallel out shift register. There are eight S-R flip which are all sensitive to negative clock transitions.




Figure: Logic diagram




Figure: Pinout diagram of IC 74164

A is held high

The NAND gate is enabled and the serial data passes through the NAND gate inverted. The input data is shifted serially into the register.


A is held low

The NAND gate output is forced high, the input data stream is inhibited, and the next clock pulse will shift 0 into the first flip flop. Each succeeding positive clock pulse will shift another 0 into the register. After eight clock pulse, the register will be full of zeros.

C Parallel-In-Serial-Out Register (PISO)

In the preceding two cases, the data was shifted in to the register in a serial manner. We now can develop an idea for the parallel entry of data into the register. Here the data bits are entered into the flip-flops simultaneously rather than a bit-by-bit basis. A 4-bit parallel-in-serial-out register is illustrated below;

Parallel-in-serial-out register (PISO) is a type of shift register that allows parallel data to be loaded into the register and then shifted out one bit at a time. This is useful for applications where data needs to be transmitted over a serial bus or stored in a memory device. The PISO register consists of four flip-flops, each with its own clock input (CLK₁, CLK₂, CLK₃, CLK₄) and data input (D₁, D₂, D₃, D₄). The outputs of the flip-flops are connected to a serial output line (Q). The clock inputs are synchronized such that the data is shifted out sequentially. The PISO register is often used in conjunction with a microcontroller or other digital logic to perform tasks such as data transmission or memory storage.



A, B, C and D are the four parallel data input lines and SHIFT/LOAD (SH/LD) is a control input that allows the four bits of data at A, B, C and D inputs to enter into the register in parallel or shift the data in serial. When SHIFT/LOAD is high, AND gates G₁, G₃ and G₅ are enabled, allowing the data bits to shift right from one stage to the next. When SHIFT/LOAD is low, AND gates G₂, G₄ and G₆ are enabled, allowing the data bits at the parallel inputs. When a clock pulse is applied, the flip-flops with D = 1 will be set and the flip-flops with D = 0 will be reset thereby storing all the four bits simultaneously. The OR gates allow either the normal shifting operation or the parallel data entry or the normal shifting operation or the parallel data entry operation depending on which of the gates are enabled by the level on the SHIFT/LOAD input.

Parallel-In-Parallel-out Register

In this type of register, there is no interconnection between the flip-flop since no serial shifting is required. Hence, the moment the parallel entry of the data is accomplished, the data will be available at the parallel output of the register. A simple parallel-in-parallel-out shift register is shown below;




Figure: Logic diagram


Here the parallel inputs to be applied at A, B, C and D inputs are directly connected to D inputs of the respective flip-flops. On applying the clock transitions, these inputs are entered into the register and are immediately available at the outputs Q₁, Q₂, Q₃ and Q₄.

8.3 RIPPLE COUNTERS

MSI counters come in two categories: ripple counters and synchronous counters. In a ripple counter, the flip-flop output transition serves as a source for triggering other flip-flop. In other words, the CP inputs of all flip-flops (except the first) are triggered not by the incoming pulses but rather by the transition that occurs in other flip-flops. In a synchronous counter, the input pulses are applied to all CP inputs of all flip-flops. The change of state of a particular flip-flop is dependent on the present state of other flip-flops.

A. Binary Ripple Counter

A binary ripple counter consists of a series connection of complementing flip-flops (T or JK type), with the output of each flip-flop connected to the CP input of the next higher order flip-flop. The flip flop holding the least significant bit receives the incoming count pulses. The diagram of a 4-bit binary ripple counter is shown below;



All J and K inputs are equal to 1. The small circle in the CP input indicates that the flip-flop complements during a negative going transition or when the output to which it is connected goes from 1 to 0. Ripple counters are sometimes called asynchronous counters.


Count Sequence for Binary Ripple Counter

| Count Sequence | Conditions for complementing Flip-Flops |
|--|--|
| M A ₁ A ₂ A ₃ | Complement A ₁ |
| 0 0 0 0 | Complement A ₁ |
| 0 0 0 1 | A ₁ will go from 1 to 0 and complement A ₂ |
| 0 0 1 0 | Complement A ₁ |
| 0 0 1 1 | Complement A ₁ |
| 0 1 0 0 | A ₁ will go from 1 to 0 and complement A ₂ . A ₂ will go from 1 to 0 and complement A ₃ . |
| 0 1 0 1 | Complement A ₁ |
| 0 1 1 0 | Complement A ₁ |
| 0 1 1 1 | A ₁ will go from 1 to 0 and complement A ₂ . |
| 1 0 0 0 | Complement A ₁ |
| 1 0 0 1 | Complement A ₁ |
| 1 0 1 0 | A ₁ will go from 1 to 0 and complement A ₂ . A ₂ will go from 1 to 0 and complement A ₃ . A ₃ will go from 1 to 0 and complement A ₄ . |
| 1 0 1 1 | and so on |

A binary counter with a reverse count is called a binary down counter. In a down counter, the binary count is decremented by 1 with every input count pulse. The count of a 4-bit down counter starts from binary 15 and continues to binary counts 14, 13, 12, ..., 0 and then back to 15. The circuit of binary ripple counter will function as a binary down counter if the outputs are taken from the complement terminals \bar{Q} of all flip-flops.

B. BCD Ripple counter

A decimal counter follows a sequence of ten states and returns to 0 after the count 9. Such a counter must have atleast four flip flops to represent each decimal digit, since a decimal digit is represented by a binary code with atleast four bits. The sequence of states in a decimal counter is dictated by the binary code used to represent a decimal digit. If BCD is used, the sequence of states is as shown in the state diagram.



The design of a decimal ripple counter or of any ripple counter not following the binary sequence is not a straight forward procedure. The formal tools of logic design can serve only as a guide. A satisfactory end product requires the ingenuity and imagination of the designer. The logic diagram of a BCD ripple counter is shown below;




Figure: BCD Ripple Counter

The four outputs are designated by the letter symbol Q with a numeric subscript equal to the binary weight of the corresponding bit in the BCD code. The flip-flops trigger on the negative edge i.e., when the CP signal goes from 1 to 0. Note that the output Q_1 is applied to the CP inputs of both Q_2 and Q_3 and the output of Q_2 is applied to the CP input of Q_4 . The J and K inputs are connected either to a permanent 1 signal or to outputs of flip-flops.

succession as in a ripple counter. The decision whether a flip-flop is to be complemented or not is determined from the values of the J and K inputs at the time of the pulse. If $J = K = 0$, the flip-flop remains unchanged. If $J = K = 1$, the flip-flop complements.

A. Binary Counter

In a synchronous binary counter, the flip-flop in the lowest order position is complemented with every pulse. This means that its J and K inputs must be maintained at logic 1. A flip-flop in any other position is complemented with a pulse provided all the bits in the lower order positions are equal to 1, because the lower order bits (when all 1's) will change to 0's on the next count pulse. The binary count dictates that the next higher order bit be complemented. Synchronous binary counters have a regular pattern and can easily be constructed with complementing flip-flops and gates.




Figure: 4-bit synchronous binary counter

The CP terminals of all flip-flop are connected to a common clock-pulse source. The first stage A_1 has its J and K equal to 1 if the counter is enabled. The other J and K inputs are equal to 1 if all previous low order bits are equal to 1 and the count is enabled. The chain of AND gets generates the required logic for the J and K inputs in each stage. The counter can be extended to any number of stages, with each stage having an additional flip-flop and an AND gate that gives an output of 1 if all previous flip-flop outputs are 1's. Note that the flip-flops trigger on the negative edge of the pulse. This is not essential here as it was with the ripple counter. The counter could also be triggered on the positive edge of the pulse.

B. Binary UP-Down Counter

In a synchronous count-down binary counter, the flip-flop in the lowest order position is complemented with every pulse. A flip-flop in any other position is complemented with a pulse provided all the lower order bits are equal to 0. A count-down binary counter can be constructed as a binary counter, except that the inputs to the AND gates must come from the complement outputs \bar{Q} and not from the normal outputs Q of the previous flip-flops. The two operations can be combined in one circuit.

C. BCD Counter

A BCD counter counts in binary coded from 0000 to 1001 and back to 000. Because of the return to 0 after a count of 9, a BCD counter does not have a regular pattern as in a straight binary count. The excitation table of BCD counter is given below:

| Present state | Next state | | | | | | Output | Flip-Flop inputs | | | | |
|-------------------|------------|-------|-------|-------|-------|-------|--------|------------------|---------|---------|---------|---------|
| | Q_4 | Q_3 | Q_2 | Q_1 | Q_8 | Q_4 | Q_2 | Q_1 | T Q_8 | T Q_3 | T Q_2 | T Q_1 |
| 0 0 0 0 0 0 0 0 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0 0 0 0 1 0 0 1 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 0 0 1 0 0 0 1 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 0 0 1 1 0 0 0 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 0 1 0 0 0 1 0 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 0 1 0 0 1 0 1 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 0 1 0 1 0 0 0 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 0 1 1 0 0 0 1 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 0 1 1 1 0 1 1 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 1 0 0 0 0 1 0 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 1 0 0 0 1 0 0 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 1 0 0 1 0 0 0 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 0 1 0 1 0 0 0 0 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 1 1 0 0 0 0 0 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 0 0 0 0 0 1 0 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 1 0 0 0 0 1 0 0 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 0 0 0 1 0 0 0 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 0 0 1 0 0 0 0 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 0 1 0 0 0 0 0 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 0 1 0 0 1 0 0 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 0 1 0 1 0 0 0 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 0 1 1 0 0 0 0 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 1 0 0 0 0 0 0 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

The excitation for the T flip-flops is obtained from the present and next state conditions. An output Y is also shown in the table. This output is

equal to 1 when the counter present state is 1001. In this way, Y can enable the count of the next-higher order decade while the same pulse switches the present decade from 1001 to 0000. The flip-flop input functions from the excitation table can be simplified by means of maps. The unused states for minterms 10 to 15 are taken as don't care terms. The simplified functions are;

$$TQ_1 = 1$$

$$TQ_2 = \bar{Q}_3 Q_1$$

$$TQ_4 = Q_2 Q_1$$

$$TQ_8 = Q_3 Q_1 + Q_4 Q_2 Q_1$$

$$Y = Q_3 Q_1$$

The circuit can be easily drawn with four T flip-flops, five AND gates and one OR gate.

8.5 JOHNSON COUNTER

A Johnson or moebius counter is a switch-tail ring counter with 2^K decoding gates to provide outputs for 2^K timing signals. A K-bit ring counter circulates a single bit among the flip-flops to provide K distinguishable states. The number of states can be doubled if the shift register is connected as a switch-tail ring counter. A switch tail ring counter is a circular shift register with the complement output of the last flip-flop connected to the input of the first flip-flop. Figure below shows such a type of shift register.




Figure: A 4-bit Johnson counter using D flip-flops and decoding gates

The circuit connection is made from the complement of the right most flip-flop to the input of the left most flip-flop. The register shifts its contents once to the right with every clock pulse and at the same time, the complement value of the E flip-flop is transferred into the A flip-flop. Starting from a cleared state, the switch-tail ring counter goes through a sequence of eight states. In general a K-bit switch-tail counter will go through 2^K states. Starting with all 0s each shift operation inserts 1s from the left until the register is filled with all 1s. In the following sequences, 0s are inserted from the left until the register is again filled with all 0s.

Table: Count sequence of a 4-bit Johnson counter

| Sequence number | Flip-Flop output | | | |
|-----------------|------------------|---|---|---|
| | A | B | C | D |
| 1 | 0 | 0 | 0 | 0 |
| 2 | 1 | 0 | 0 | 0 |
| 3 | 1 | 1 | 0 | 0 |
| 4 | 1 | 1 | 1 | 0 |
| 5 | 1 | 1 | 1 | 1 |
| 6 | 0 | 1 | 1 | 1 |
| 7 | 0 | 0 | 1 | 1 |
| 8 | 0 | 0 | 0 | 1 |

The decoding of a K-bit switch tail ring counter to obtain 2^K timing sequence follows a regular pattern. The all 0s state is decoded by taking the complement of the two extreme flip-flops. The all 1's state is decoded by taking the normal outputs of the two extreme flip-flops. All other states are decoded from an adjacent 1, 0 or 0,1 pattern in the sequence. One disadvantage of 4-bit Johnson counter using D flip-flops is that, if it finds itself in an unused state, it will persist in moving from one invalid state to another and never find its way to a valid state. The difficulty can be corrected by modifying the circuit to avoid this undesirable condition. One correcting procedure is to disconnect the output from flip-flop B that goes to the D input of flip-flop C, and instead enable the input of flip-flop C by the function;

$$DC = (A + C)B$$

where, DC is the flip-flop input function for the D input of the flip-flop C.

16 RANDOM ACCESS MEMORY (RAM)

A memory unit is a collection of storage cells together with associated circuits needed to transfer information in and out of the device. Memory cells can be accessed for information transfer to or from any desired random location and hence the name random access memory, abbreviated as RAM.

A memory unit stores binary information in groups of bits called words. A word in memory is an entity of bits that move in and out of storage as a unit. A memory word is a group of 1's and 0's and may represent a number, an instruction, one or more alphanumeric characters, or any other binary coded information. A group of eight bits is called a byte. Most computer memories use words that are multiples of 8 bits in length. Thus, a 16-bit word contains two bytes, and a 32-bit word is made up of four bytes. The capacity of a memory unit is usually stated as the total number of bytes that it can store. RAMs are basically sequential circuits (flip-flops). When the power is switched off, the data stored in a RAM is lost. Hence, RAMs are also called volatile memories. RAMs are read-write-erasable memories.

The basic, single unit of RAM consists of a J-K flip-flop and associated AND gates. Initially, we clear Q to zero. When a data is to be written, an AND gates 1 and 2 are enabled by applying positive pulse to their respective enable inputs. Now, a 1 is applied to the address line A and data is entered through the write input line W.

If $W = 0, J = 0$ and $K = 1$, then $Q = 0$

If $W = 1, J = 1$ and $K = 0$, then $Q = 1$

Thus whatever be the data on the line, the J-K flip flops will store it. To read, we again address the cell by applying a pulse at A. AND 3 is now enabled to connect Q to the output.




Figure: Basic RAM cell

The memory unit is specified by the number of words it contains and the number of bits in each word. The address lines select one particular word. Each word in memory is assigned an identification number, called an address, starting from 0 and continuing with 1, 2, 3 up to $2^k - 1$, where k is the number of address lines. The selection of a specific word inside the memory is done by applying the k-bit binary address to the address lines. A decoder inside the memory accepts this address and opens the paths needed to select the word specified. Computer memories may range from 1024 words requiring an address of 10 bits to 2^{32} words, requiring 32 address bits.

Write and Read Operations

The two operations that a RAM can perform are the write and read. The write signal specifies a transfer-in operation and the read




Figure: Block diagram of a memory unit

signal specifies a transfer-out operation. On accepting one of these control signals, the internal circuits inside the memory provide the desired word to be stored into memory are as follows;

Transfer the binary address of the desired word to the address lines.
Transfer the data bits that must be stored in memory to the data input lines.

Activate the write input.

The memory unit will then take the bits from the input data lines and store them in the word specified by the address lines. The steps that must be taken for the purpose of transferring a stored word out of memory are as follows;

Transfer the binary address of the desired word to the address line

Activate the read input

The memory unit will then take the bits from the word that has been selected by the address and apply them to the output data lines. The content of the selected word does not change after reading.

Integrated-circuit RAM units are available in two possible operating modes, static and dynamic. The static RAM consists essentially of internal flip-flops that store the binary information. The stored information remains valid as long as power is applied to the unit. The dynamic RAM stores the binary information in the form of electric charges that are applied to capacitors. The capacitors are provided inside the chip by MOS resistors. The stored charge on the capacitors tends to discharge over time and the capacitors must be periodically recharged by refreshing the dynamic memory. Refreshing is done by cycling through the words every 10 milliseconds to restore the decaying charge. Dynamic RAM offers reduced power consumption and larger storage capacity in a single memory chip, but static RAM is easier to use and has shorter read and write cycles.

ERROR CORRECTION CODES

The complexity level of a memory array may cause occasional errors in writing and retrieving the binary information. The reliability of a memory unit may be improved by employing error-detecting and correcting code. The most common error-detection scheme is the parity bit. A parity bit is generated and stored along with the data word in memory. The parity of the word is checked after reading it from memory. The data word is accepted if the parity sense is correct. If the parity checked results in an inversion, an error is detected, but it cannot be corrected.

An error correcting code generates multiple check bits that are stored with the data word in memory. Each check bit is a parity over group of bits in the data word. When the word is read from memory, the associated parity bits are also read data. If the check bits compare, it

signifies that no error has occurred. If the check bits do not compare with the stored parity, they generate a unique pattern, called a syndrome that can be used to identify the bit in error. A single error occurs when a bit changes in value from 1 to 0 or from 0 to 1 during the write or read operation. If the specific bit in error is identified, then the error can be corrected by complementing the erroneous bit.

HAMMING CODE

One of the most common error-correcting codes used in random-access memories was devised by R.W. Hamming. In the Hamming code, K parity bits are added to an n-bit data word, forming a new word of $n + K$ bits. The bit positions are numbered in sequence from 1 to $n + K$. Those positions numbered as a power of 2 are reserved for the parity bits. The remaining bits are the data bits. The code can be used with words of any length.

The Hamming code can be used for data words of any length. In general, the Hamming code consists of K check bits and n data bits for a total of $n + K$ bits. The syndrome value C consists of k bits and has a range of 2^k values between 0 and $2^k - 1$. One of these values, usually zero, is used to indicate that no error was detected, leaving $2^k - 1$ values to indicate which of the $n + K$ bits was in error. Each of these $2^k - 1$ values can be used to uniquely describe a bit in error. Therefore, the range of K must be equal to or greater than $n + K$, giving the relationship.

$$2^k - 1 \geq n + K$$

Solving for n in terms of K, we obtain,

$$2^k - K \geq n$$

This relationship gives a formula for evaluating the number of data bits that can be used in conjunction with K check bits. For example, when K = 3, the number of data bits that can be used is $n \leq (2^3 - 1 - 3) = 4$. For K = 4, we have $2^4 - 1 - 4 = 11$, giving $n \leq 11$. The data word may be less than 11 bits, but must have at least 5 bits, otherwise, only 3 check bits will be needed. Range of n for various bits will be needed. Range of n for various values of K are listed in table below.

Range of Data bits for K check bits

| Number of check bits, K | Range of data bits n |
|-------------------------|----------------------|
| 3 | 2 - 4 |
| 4 | 5 - 11 |
| 5 | 12 - 26 |
| 6 | 27 - 57 |
| 7 | 58 - 120 |

The Hamming code can detect and correct only a single error. Multiple errors are not detected. By adding another parity bit to the coded word

the Hamming code can be used to correct a single error and detect double errors. Consider, for example, the 8-bit data word 11000100, we include four parity bits with the 8-bit word and arrange the 12 bits as follows, Complete the sequence to get following:

Bit position: 1 2 3 4 5 6 7 8 9 10 11 12
 $P_1 P_2 P_4 P_8$ 1 0 0 0 1 0 0

The four parity bits, P_1 , P_2 , P_4 and P_8 are in positions 1, 2, 4 and 8 respectively. The eight bits of the data word are in the remaining positions. Each parity bit is calculated as follows;

$$P_1 = \text{XOR of bits } (3, 5, 7, 9, 11) = 1 \oplus 1 \oplus 0 \oplus 0 \oplus 0 = 0$$

$$P_2 = \text{XOR of bits } (3, 6, 7, 10, 11) = 1 \oplus 0 \oplus 0 \oplus 1 \oplus 0 = 0$$

$$P_4 = \text{XOR of bits } (5, 6, 7, 12) = 1 \oplus 0 \oplus 0 \oplus 0 = 1$$

$$P_8 = \text{XOR of bits } (9, 10, 11, 12) = 0 \oplus 1 \oplus 0 \oplus 0 = 1$$

Remember that the exclusive-OR operation performs the odd function. It is equal to 1 for an odd number of 1's in the variables and to 0 for an even number of 1's. Thus, each parity bit is set, so that the total number of 1's in the checked positions, including the parity bit is always even. The 8-bit data word is stored in memory together with the 4 parity bits as a 12-bit composite word. Substituting the four P bits in their proper positions, we obtain the 12-bit composite word stored in memory.

Bit position: 1 2 3 4 5 6 7 8 9 10 11 12
 $0 0 1 1 1 0 0 1 0 1 0 0$

When the 12 bits are read from memory, they are checked again for possible errors. The parity is checked over the same combination of bits including the parity bit. Four check bits are evaluated as follows:

$$C(1 = \text{XOR of bits } (1, 3, 5, 7, 9, 11))$$

$$C(2 = \text{XOR of bits } (2, 3, 6, 7, 10, 11))$$

$$C(3 = \text{XOR of bits } (4, 5, 6, 7, 12))$$

$$C(8 = \text{XOR of bits } (8, 9, 10, 11, 12))$$

A 0 check bit designates an even parity over the checked bits and a 1 designates an odd parity. Since the bits were stored with even parity, the result, $C = C_8C_4C_2C_1 = 0000$, indicates that no error has occurred. However, if $C \neq 0$, then the 4-bit binary number formed by the check bits give the position of the erroneous bit. For example; consider the following three cases:

Bit position: 1 2 3 4 5 6 7 8 9 10 11 12
 $0 0 1 1 1 0 0 1 0 1 0 0$ No error
 $1 0 1 1 1 0 0 1 0 1 0 0$ Error in bit 1
 $0 0 1 1 0 0 0 1 0 1 0 0$ Error in bit 5

In the first case, there is no error in the 12-bit word. In the second case, there is an error in bit position number 1 because it changed from 0 to 1. The third case shows an error in bit position 5 with a change from 1 to 0.

Evaluating the XOR of the corresponding bits, we determine the four check bits to be as follows;

| | C_8 | C_4 | C_2 | C_1 |
|----------------------|-------|-------|-------|-------|
| For no error | 0 | 0 | 0 | 0 |
| With error in bit 1: | 0 | 0 | 0 | 1 |
| With error in bit 5: | 0 | 1 | 0 | 1 |

Thus, for no error, we have $C = 0000$; with an error in bit 1, we obtain $C = 0001$; and with an error in bit 5, we get $C = 0101$. The binary number of C , when it is not equal to 0000, gives the position of the bit in error. The error can be corrected by complementing the corresponding bit. Note that an error can occur in the data word or in one of the parity bits.

If we include additional parity bit, then the previous 13-bit coded word becomes 001110010100 P_{13} , where P_{13} is evaluated from the exclusive -OR of the other 12 bits. This produces the 12-bit word 0011100101001 (even parity). When the 13-bit word is read from memory, the check bits are evaluated and also the parity P over the entire 13 bits. If $P = 0$, the parity is correct (even parity), but if $P = 1$, then the parity over the 13 bits is incorrect (odd parity). The following four cases can occur;

If $C = 0$ and $P = 0$: No error occurred.

If $C \neq 0$ and $P = 1$: A single error occurred, which can be corrected.

If $C \neq 0$ and $P = 0$: A double error occurred, which is detected but cannot be corrected.

If $C = 0$ and $P = 1$: An error occurred in the P_{13} bit.

Note that this scheme cannot detect more than two errors.

8.8 HAZARDS

A Hazard is defined as the unwanted switching transient that can occur in a digital logic circuit. This transient is produced as a result of the varying propagation delays in different paths from the input to the output of the circuit. It makes the output of the circuit momentarily to switch on between its complemented and uncomplemented values. Hazards can occur in both combinational as well as sequential logic circuits. In general, hazards in combinational logic circuits are not as serious as those in the sequential logic circuits.

There are three types of hazards; static hazards, dynamic hazards and essential hazards. In general, these hazards may be caused due to single-input variable changes or multiple-input variable changes. The single-input variable changes produces logic hazards and can occur due to the varying propagation delays in the networks used to implement a given logic function. However the multiple-input variations do not require a network-propagation delay to produce hazard. Instead, the multiple input variations themselves produce hazard. Such hazards are called function hazards.

Static logic Hazard

Static hazards, in general can be sub-classified into static-1 hazard and static-0 hazard. Static-1 occur in SOP circuits whereas static-0 hazards occur in POS circuits.




Figure: Static-1 Hazard




Figure: Static-0 Hazard

In static-1 hazards, the regular output of the network is a logical 1. However, during a hazardous condition, the output changes from 1 to 0 and then back to 1. The term static-1 indicates that the steady state output of the circuit is logical 1.

B. Dynamic Logic Hazard

This occurs during a transition from 0 to 1 (or 1 to 0). In the process of the transition, the output may produce a 0-1-0-1 (or 1-0-1-0) transient. The occurrence of a dynamic hazard can be expected in the complemented and uncomplemented forms.




Figure: Dynamic logic Hazard

Here, also the reason for the hazard is the differing propagation delays of various gates used to generate the given function.

C. Essential Hazards

The third variety of hazards is called the essential hazard. While static and dynamic hazards can occur in combinational as well as sequential circuits, essential hazards occur in sequential circuits only. A critical race between an input signal change and a feedback signal change may cause an incorrect state transition. Incorrect behaviour depends upon specific delays in gates interconnection. "If from any stable state, the final state reached after one change in an input is different to that reached after three changes in that input, then an essential hazard exists". The only way to prevent essential hazards is to introduce the same amount of delays in all the paths from input to output. For this, extra gates and delay circuits can be used.

EXAMINATION QUESTION SOLUTIONS

1. Write short notes on output Hazard Race.

[2011/F, 2013/F, 2013/S, 2014/F, 2015/S]

Solution: See the topic 8.8.

2. Write short notes on Random Access memory. [2015/F, 2018/S]

Solution: See the topic 8.6.

3. Define shift register. Explain operation of parallel in parallel out shift register. [2011/F, 2011/S, 2012/S, 2018/F]

Solution: See the topic 8.2 and 8.2. D.

4. What is a shift register? With the help of timing diagram explain the operation of serial-in-serial-out shift register. [2012/S, 2013/S, 2016/S]

Solution: See the topic 8.2. A.

5. Discuss the purpose of shift register. Explain serial in parallel out shift register. [2012/F, 2018/F, 2019/S]

Solution:

A shift register is a digital memory circuit found in calculators, computers and data-processing systems. They are commonly used in converters that translate parallel data to serial data or vice-versa. They can also function as delay circuits and digital pulse extenders.

See the topic 8.2. B.

6. What is counter? Differentiate between serial in serial out register and parallel in serial out register with associated diagrams. [2015/F, 2016/F]

Solution: See the topic 8.2. A and 8.2. C.

A counter is a device which stores the number of times a particular event or process has occurred, often in relationship to a clock signal. They are used in digital electronics for counting purpose.

7. Write short notes on shift register. [2016/F]

Solution: See the topic 8.2.

8. Write short notes on counters. [2018/F, 2014/F]

Solution: See the topic 8.3.

9. Define shift register. Draw diagram for parallel in serial out shift register and discuss its operation with necessary explanation. [2018/S, 2019/S]

Solution: See the topic 8.2 C.

Describe Read and write operation in RAM with diagram. [2014/S, 2013/S]

solution: See the topic 8.6.

Draw a circuit for 6 bit SIPO shift register. [2014/S]





Figure: 6 bit SIPO shift register

12. Design a 3-bit synchronous binary counter using T flip-flop. [2011/F]
OR, Design 3-bit up counter using T flip-flop. [2019/S]

Solution:

Let $A_2A_1A_0$ denote the 3-bit number. The state diagram for 3 bit synchronous binary counter is shown below;



The excitation table is given below:

| Present state | | | Next state | | | Flip-flop inputs | | |
|----------------|----------------|----------------|----------------|----------------|----------------|------------------|-----------------|-----------------|
| A ₂ | A ₁ | A ₀ | A ₂ | A ₁ | A ₀ | TA ₂ | TA ₁ | TA ₀ |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |

K-map:

| A ₂ | A ₁ A ₀ | | | |
|----------------|-------------------------------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 |

$$\therefore TA_2 = A_1 A_0$$


| A ₂ | A ₁ A ₀ | | | |
|----------------|-------------------------------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 |

$$\therefore TA_1 = A_0$$

| A ₂ | A ₁ A ₀ | | | |
|----------------|-------------------------------|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$$\therefore TA_0 = 1$$

Logic Diagram:



13. Design a 3 bit up down synchronous counter using JK flip flop which is capable of counting the both up and down sequence as desired by user. [2011/S]

Solution:
Let ABC denote 3 bit number and M denote mode select such that when M = 0 up count is done and when M = 1 down count is done. Excitation table is given below;

| Present state | | | Input | Next state | | | Flip Flop Inputs | | | | | |
|---------------|---|---|-------|------------|---|---|------------------|----------------|----------------|----------------|----------------|----------------|
| A | B | C | M | A | B | C | J _A | K _A | J _B | K _B | J _C | K _C |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | X | 1 | X |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | X | 1 | X | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | X | 1 | X | X | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | X | 0 | X | X | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | X | X | 0 | 1 | X |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | X | X | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | X | X | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | X | 0 | X |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | X | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | X | 0 | 0 | X | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | X | 1 | X | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | X | 0 | 1 | X | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | X | 0 | 0 | X | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | X | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | X | 1 | X | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | X | 0 | X | 0 | X |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | X | 0 | X | 0 | X |

K-map:

| AB | CM | | | |
|----|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 0 | 0 |
| 01 | 0 | 0 | 0 | 1 |
| 11 | X | X | X | X |
| 10 | X | X | X | X |

$$J_A = BC\bar{M} + \bar{B}\bar{C}M = BC \oplus M$$

| | | CM | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | X | X | X | X |
| | | 00 | X | X | X | X |
| | | 01 | X | X | X | X |
| | | 11 | 0 | 0 | 0 | 1 |
| | | 10 | 0 | 1 | 0 | 0 |

$$J_A = \overline{B}M + \overline{B}\overline{C}M = BC \oplus M$$

| | | CM | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | 0 | 1 | 0 | 1 |
| | | 00 | 0 | X | X | X |
| | | 01 | X | X | X | X |
| | | 11 | X | X | X | X |
| | | 10 | 0 | 1 | 0 | 1 |

$$J_B = \overline{C}M + \overline{C}\overline{M} = C \oplus M$$

| | | CM | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | X | X | X | X |
| | | 00 | X | X | X | X |
| | | 01 | 0 | 1 | 0 | 1 |
| | | 11 | 0 | 1 | 0 | 1 |
| | | 10 | X | X | X | X |

$$K_B = \overline{C}M + \overline{C}\overline{M} = C \oplus M$$


| | | CM | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | 1 | 1 | X | X |
| | | 00 | 1 | 1 | X | X |
| | | 01 | 1 | 1 | X | X |
| | | 11 | 1 | 1 | X | X |
| | | 10 | 1 | 1 | X | X |

$$J_C = 1$$

| | | CM | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | X | X | 1 | 1 |
| | | 00 | X | X | 1 | 1 |
| | | 01 | X | X | 1 | 1 |
| | | 11 | X | X | 1 | 1 |
| | | 10 | X | X | 1 | 1 |

$$K_C = 1$$

Logic Diagram:




14. Design a 3 bit synchronous gray code up counter using D flip-flops. [2012/S]

Solution:
Let, A, B, C denote 3 bit gray code. The excitation table of 3 bit gray code up counter using D flip-flop is given below;

| Present state | | | Next state | | | Flip Flop input | | |
|---------------|---|---|------------|---|---|-----------------|----------------|----------------|
| A | B | C | A | B | C | D _A | D _B | D _C |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

State diagram:



K-map:

| | BC | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |

$D_A = AC + BC$


| | BC | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |

$D_B = \bar{A}C + B\bar{C}$

| | BC | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |


$D_C = \bar{A}\bar{B} + AB + AC$

Logic Diagram:



Design 3 bit synchronous binary up down counter using JK flip-flop. [2013/S]

Solution:
Let ABC denote 3 bit number
State diagram:



Transition Table:

| Present state | Next state | | | Flip Flop inputs | | | | | |
|---------------|------------|---|---|------------------|----------------|----------------|----------------|----------------|----------------|
| | A | B | C | J _A | K _A | J _B | K _B | J _C | K _C |
| 000 | 0 | 0 | 1 | 0 | X | 0 | X | 1 | X |
| 001 | 0 | 1 | 0 | 0 | X | 1 | X | 0 | 1 |
| 010 | 1 | 0 | 1 | 1 | 0 | X | X | 1 | X |
| 011 | 1 | 1 | 0 | 0 | 1 | X | 0 | 0 | 1 |
| 100 | 0 | 1 | 1 | 0 | X | 0 | 1 | X | 1 |
| 101 | 0 | 0 | 1 | 1 | 0 | X | 0 | 1 | X |
| 110 | 1 | 1 | 1 | 0 | 0 | 1 | X | 0 | 1 |
| 111 | 1 | 0 | 0 | 1 | 1 | 0 | X | 1 | X |

K-map:

| | BC | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | 0 | 0 | 1 | 0 |
| 1 | X | X | X | X |

$J_A = BC$

| | BC | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | X | X | X | X |
| 1 | 0 | 0 | 1 | 0 |

$K_A = BC$

| | BC | | | |
|---|----|----|----|----|
| A | 00 | 01 | 11 | 10 |
| 0 | 0 | 1 | X | X |
| 1 | 0 | 1 | X | X |

$J_B = C$

| | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| A | 0 | X | X | 1 | 0 |
| | 1 | X | X | 1 | 0 |

$$K_B = C$$


| | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| A | 0 | 1 | X | X | 1 |
| | 1 | 1 | X | X | 1 |

$$J_C = 1$$

| | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| A | 0 | X | 1 | 1 | X |
| | 1 | X | 1 | 1 | X |

$$K_C = 1$$

Logic Diagram:




16. Design a counter with the following binary sequence 0, 1, 3, 2, 6, 4, 5, 7 and repeat. Use T flip-flop.

Solution:

The binary sequence 0, 1, 3, 2, 6, 4, 5, 7 can be represented by 3 bits. Let A, B, C represent 3 bit number.

State diagram:



Excitation Table

| Present state | | | Next state | | | Flip Flop excitation | | |
|---------------|---|---|------------|---|---|----------------------|----------------|----------------|
| A | B | C | A | B | C | T _A | T _B | T _C |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |

K-map;

| | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| A | 0 | 0 | 0 | 1 | 0 |
| | 1 | 0 | 0 | 1 | 0 |

$$T_A = BC$$


| | BC | 00 | 01 | 11 | 10 |
|---|----|----|-----|----|----|
| A | 0 | 0 | (1) | 0 | 0 |
| | 1 | 1 | 0 | 1 | 1 |

$$T_B = A\bar{C} + AB + \bar{A}\bar{B}C$$

| | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| A | 0 | 1 | 0 | 0 | 1 |
| | 1 | 0 | 1 | 1 | 0 |

$$T_C = \bar{A}\bar{C} + AC = A \odot C$$

Logic Diagram:



17. Write short notes on Johnson counter.


[2019/F, 2019/S]

Solution: See the topic 8.5.

18. Design a synchronous 4 bit binary up counter using T flip-flop which counts all possible odd numbers. [2017/F]

Solution:

Let A, B, C, D denote four binary numbers. The 4 binary up counter that counts all possible odd numbers has the counting sequence as follows.
State diagram:



Excitation Table:

| Present state | | | | Next state | | | | Flip Flop inputs | | | |
|---------------|---|---|---|------------|---|---|---|------------------|----------------|----------------|----------------|
| A | B | C | D | A | B | C | D | T _A | T _B | T _C | T _D |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |

K-map:

| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | X | 0 | 0 | X |
| | | AB | X | 0 | 1 | X |
| | | AB | X | 0 | 1 | X |
| | | AB | X | 0 | 0 | X |

T_A = BC

| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | X | 0 | 1 | X |
| | | AB | X | 0 | 1 | X |
| | | AB | X | 0 | 1 | X |
| | | AB | X | 0 | 1 | X |

T_B = C


| | | CD | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|----|
| | | AB | X | 1 | 1 | X |
| | | AB | X | 1 | 1 | X |
| | | AB | X | 1 | 1 | X |
| | | AB | X | 1 | 1 | X |

T_C = 1

| AB | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| 00 | X | 0 | 0 | X | |
| 01 | X | 0 | 0 | X | |
| 11 | X | 0 | 0 | X | |
| 10 | X | 0 | 0 | X | |

$$T_D = 0$$


Logic Diagram:




19. Design a BCD counter that counts the binary sequence from 0000 to 1001 and returns to 0000 to repeat the sequence using T flip-flops. [2017/F]

Solution:


State diagram:





20. Design a synchronous binary 3 bit up counter using R-S flip flop. [2017/S]

Solution:
Let ABC represents 3 bit number. The state diagram of 3 bit up counter is given below;



State Excitation table:

| Present state | | | Next state | | | Flip Flop inputs | | | | | |
|---------------|---|---|------------|---|---|------------------|-------|-------|-------|-------|-------|
| A | B | C | A | B | C | S_A | R_A | S_B | R_B | S_C | R_C |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | X | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | X | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | X | 0 | X | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | X | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | X | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | X | 0 | 0 | X | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | X | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | X | 0 | 1 | 0 | 1 |

k-map:

| A | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | X | X | 0 | X | |

$$S_A = \overline{ABC}$$

BC

| A | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | X | X | 0 | X | |
| 1 | 0 | 0 | 1 | 0 | 0 |

$$R_A = ABC$$

BC

| A | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | 0 | 0 | 1 | 0 | X |
| 1 | 0 | 1 | 0 | 0 | X |

$$S_B = \overline{BC}$$

BC

| A | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | X | 0 | 1 | 0 | 0 |
| 1 | X | 0 | 1 | 0 | 0 |

$$R_B = BC$$

BC


| A | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 |

$$S_C = \overline{C}$$

BC


| A | BC | 00 | 01 | 11 | 10 |
|---|----|----|----|----|----|
| 0 | 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |

$$R_C = C$$

Logic Diagram

21. Design a 3-bit synchronous down counter using T-flip-flop. [2018/S]
Solution:

Let, A, B, C denote the 3 bit number. The state diagram for 3-bit synchronous down counter is given below;



State excitation table:

| Present state | | | Next state | | | Flip Flop input | | |
|---------------|---|---|------------|---|---|-----------------|----------------|----------------|
| A | B | C | A | B | C | T _A | T _B | T _C |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |

K-map;

| A | BC | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |

$$T_A = \bar{B} \bar{C}$$


| A | BC | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 |

$$T_B = \bar{C}$$

| A | BC | | | |
|---|----|----|----|----|
| | 00 | 01 | 11 | 10 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |

$$T_C = 1$$

Logic diagram:



22. Design a synchronous MOD-6 counter using clocked D flip-flop. [2018/S]

Solution:

The counter with n flip flops has maximum MOD number 2^n . For example; 3 bit binary counter is a MOD 8 counter. This basic counter can be modified to produce MOD numbers less than 2^n by allowing the counter to skip states those are normally part of counting sequence.

$$\text{Flip-flops required are } = 2^n \geq N$$

$$\text{Here, } N = 6 \therefore n = 3$$

i.e., three flip-flops are required

Transition Table:

| Present state | | | Next state | | |
|---------------|-------|-------|------------|-----------|-----------|
| Q_A | Q_B | Q_C | Q_{A+1} | Q_{B+1} | Q_{C+1} |
| 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | X | X | X |
| 1 | 1 | 1 | X | X | X |

K-map:

| Q_A | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | X | X |

$$\therefore D_A = Q_A \bar{Q}_C + Q_B Q_C$$

| Q_A | 00 | 01 | 11 | 10 |
|-------|----|-----|----|----|
| 0 | 0 | (1) | 0 | 1 |
| 1 | 0 | 0 | X | X |

$$\therefore D_B = \bar{Q}_A \bar{Q}_B Q_C + Q_B \bar{Q}_C$$

| Q_A | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | X | X | X |

$$\therefore D_C = \bar{Q}_C$$





Figure: Logic diagram

23. Design a BCD synchronous up counter using T-flip flop. [2015F]
- Solution: See the Question number 21.

24. Design 4 bit up down counter using T flip-flop. [2012F, 2016F]

Solution:

A binary counter capable of counting either up or down is shown in figure below:



The T flip flops employed in this circuit may be considered as JK flip flops with the J and K terminals tied together. When the up input control is 1 and the up input is 0, the circuit counts down, since the complemented the T inputs. When the up and down inputs are both 0, the circuit does not change state but remains in the same count. When the up and down inputs are both 1, the circuit counts up. This ensures that only one operation is performed at any given time.

25. Explain in detail about synchronous up/down counter.
Solution: See the Question number 24.

26. Design MOD-6 Counter using Clocked T Flip Flop.

Solution:

Flip Flops required are: $2^n \geq N$

Here, $N = 6 \therefore n = 3$
i.e., three flip flops are required.

Excitation table for T flip-flop

| Q_n | Q_{n+1} | T |
|-------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Transition table:

| Present state | | | Next state | | | Flip flop inputs | | |
|---------------|-------|-------|------------|-----------|-----------|------------------|-------|-------|
| Q_A | Q_B | Q_C | Q_{A+1} | Q_{B+1} | Q_{C+1} | T_A | T_B | T_C |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | X | X | X | X | X | X |
| 1 | 1 | 1 | X | X | X | X | X | X |

K-map simplification for flip-flop inputs.

For T_A

| Q_A | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | X | X |

$$\therefore T_A = Q_A Q_C + Q_B Q_C$$

For T_B

| Q_A | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | X | X |

$$\therefore T_B = Q_A \bar{Q}_C$$

| For T_C | | 00 | 01 | 11 | 10 |
|-----------|-----------|----|----|----|----|
| Q_A | $Q_B Q_C$ | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | X | X | |
| 1 | | | | | |

$$\therefore T_C = 1$$




Figure: Logic diagram

Morning see

27. Design Mod-6 Counter using Clocked SR flip-flop.

Flip flops required are: $2^n \geq N$

Here, $N = 6 \therefore n = 3$

i.e., There are three flip flops required.

Excitation table:

| Q_n | Q_{n+1} | S | R |
|-------|-----------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

Transition table

| Present state | | | Next state | | | Flip flop inputs | | | | | |
|---------------|-------|-------|------------|-----------|-----------|------------------|-------|-------|-------|-------|-------|
| Q_A | Q_B | Q_C | Q_{A+1} | Q_{B+1} | Q_{C+1} | S_A | R_A | S_B | R_B | S_C | R_C |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | X | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | X | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | X | 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | X | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | X | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | 1 |
| 1 | 1 | 0 | X | X | X | X | X | X | X | X | X |
| 1 | 1 | 1 | X | X | X | X | X | X | X | X | X |

K-map simplification for flip-flop inputs.

For S_A

| $Q_B Q_C$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| Q_A | 0 | 0 | 1 | 0 |
| | 0 | X | 0 | X |

$$\therefore S_A = Q_B Q_C$$

For S_B

| $Q_B Q_C$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| Q_A | 0 | 0 | 1 | 0 |
| | 0 | 0 | X | X |

$$\therefore S_B = \bar{Q}_A Q_C$$

For S_C

| $Q_B Q_C$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| Q_A | 0 | 1 | 0 | 1 |
| | 1 | 1 | 0 | X |

$$\therefore S_C = \bar{Q}_C$$

For R_A

| $Q_B Q_C$ | 01 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| Q_A | X | X | 0 | X |
| | 0 | 1 | X | X |

$$\therefore R_A = \bar{Q}_B Q_C$$

For R_B

| $Q_B Q_C$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| Q_A | X | 0 | 1 | 0 |
| | 1 | X | X | X |

$$\therefore R_B = Q_B Q_C$$

For R_C

| $Q_B Q_C$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| Q_A | 0 | 1 | 1 | 0 |
| | 1 | 0 | 1 | X |

$$\therefore R_C = Q_B$$




Figure: Logic diagram

28. Design a MOD-4 Down Counter using JK Flip Flop

Solution:

Excitation table:

| Present state | | Next state | | Flip flop inputs | | | |
|---------------|---|------------|----|------------------|----------------|----------------|----------------|
| A | B | A+ | B+ | J _A | K _A | J _B | K _B |
| 0 | 0 | 1 | 1 | 1 | X | 1 | X |
| 0 | 1 | 0 | 0 | 0 | X | X | 1 |
| 1 | 0 | 0 | 1 | X | 1 | 1 | X |
| 1 | 1 | 1 | 0 | X | 0 | X | 1 |

K-map simplification,

For J_A

| A | B | 0 | 1 |
|---|---|---|---|
| | 0 | 1 | X |
| | 1 | X | X |

$$\therefore J_A = \bar{B}$$

For J_B

| A | B | 0 | 1 |
|---|---|---|---|
| | 0 | 1 | X |
| | 1 | X | 0 |

$$\therefore K_A = \bar{B}$$






Figure: Logic diagram

CHAPTER 9

ARITHMETIC LOGIC UNITS

* * * *

1. Write short notes on Nibble Adder. [2013/S, 2013/F, 2014/S, 2018/F]

Solution:

A nibble is a four bit aggregation or half an octet. A nibble contains 4 bits. See the chapter 5 topic 'Full adder'.

2. What is processor unit? Draw its block diagram. [2012/F]

Solution:

A processor unit is that part of a digital system or a digital computer that implements the operation in the system. It consists of a number of registers and the digital functions that implement arithmetic, logic, shift and transfer micro-operations. The processor unit on combining with a control unit is used to supervise the sequence of micro-operation and that is also termed as a central processing unit (CPU).




Figure: Control processing unit with processor unit

Registers are high speed storage areas in the CPU. All data must be stored in a register before it can be processed.

- MAR = Memory address register - It holds the memory location of data that needs to be accessed.
- MDR = Memory data register - Holds data that is being transferred to or from memory.
- AC = Accumulator - It contains the address of the next instruction to be executed.
- PC = Program counter - It contains the address of the next instruction to be executed.
- CIR = Current instruction register - contains the current instruction during processing.

3. Write short notes on Accumulator.

[2012/S, 2017/F]

An accumulator is a register for short term, intermediate storage of arithmetic and logic data in a computer's CPU. Intermediate results of an operation are progressively written to the accumulator overwriting the previous value.

The process of adding many numbers is carried out by initially storing these numbers in other processor register or in the memory unit of computer and accumulator is cleared to 0. The numbers are then added to the accumulator one at a time in consecutive order. The first number is added to 0 and the sum is transferred to the accumulator. The second number is added to the accumulator content and the newly formed sum replaces its previous value. This process is continued until all numbers are added and total sum is formed. Hence, the register accumulates the sum in a step by step manner by performing sequential addition between a new number and the previously accumulated sum.

In process unit, the accumulator register acts as a multipurpose register capable of performing not only the micro-operation addition but many other micro-operations as well. The gates associated with an accumulator register provide all digital functions found in an ALU.

The block diagram of processor unit that employs an accumulator register is shown in figure. The input B supplies one external source information which might come from other processor registers or directly from the computer with main memory. The register A supplies the other source information to the ALU at input. An operation result is transferred back to the register A and replaces its previous content. The output from the register A may go to an external destination or into the input terminals of other processor register or memory unit.




Figure: Processor unit with an accumulator register

In the processor register, in order to form the sum of two numbers, it becomes necessary to add them in register A using the sequence of micro-operation mentioned below;

- | | |
|--------------------------------|---------------------|
| $T_1 : A \leftarrow 0$ | Clear A |
| $T_2 : A \leftarrow A_1 + R_1$ | Transfer R_1 to A |
| $T_3 : A \leftarrow A + R_2$ | Add R_2 to A |

First register A is cleared and the first number in R_1 is transferred into the register A by adding it to the present zero content of A. The second number in R_2 is then added to the present value of A. The sum formed in A may be used for other computations or may be transferred to a desired destination based on necessary requirement.

4. Design a 4-bit combinational logic shifter and explain it. [2011/F]

Solution:

A combinational logic shifter constructed with multiplexer is shown below;




Figure: A 4-bit combinational logic shifter

Here, two selection variables H_1 and H_0 are applied to all four multiplexers to select the type of operation in shifter. With $H_1 H_0 = 00$, no shift is executed and the signal from 0 go directly to the S lines. The next two selection variable cause a shift-right operation and shift left operation.

When $H_1 H_0 = 11$, the multiplexer select the inputs attached to 0 and as a consequence the S output also becomes equal to 0, blocking the information transfer from ALU to the output bus.

Shifter Summarized operation is as:

| $H_1 H_0$ | Operation | Function |
|-----------|------------------------------|----------------------------|
| 00 | $S \leftarrow 0$ | transfer 0 to S (no shift) |
| 01 | $S \leftarrow \text{shr } 0$ | Shift right 0 into S |
| 10 | $S \leftarrow \text{shl } 0$ | Shift left 0 into S |
| 11 | $S \leftarrow 0$ | Transfer 0 into S |

The transfer from source register to a destination register can be accomplished with one clock pulse if the shifter is implemented with combinational circuit. In a combinational logic shifter, the signals from

ALU to output bus propagate via gates without the need for a clock pulse. Hence, the only clock pulse needed in the processor system is for loading the data from the output bus into the destination register.

5. Explain briefly about status register. [2011/S, 2012/F, 2013/S, 2019/F]

Solution:


A status register, flag register or condition code register is a collection of status flag bits for a processor. It is a hardware register that contains information about the state of the processor.

C-carry bit: Set if the output carry of ALU is 1.

S-sign bit: Set if the highest order bit is 1.

Z-zero bit: Set if the ALU's output contains all zeros.

V-Overflow bit: Set if there is any overflow. For a 8-bit ALU, V is set if the result is greater than 127 and less than -128.



To determine two number relative magnitude, one should have to subtract one number from the other and then one must require to check certain bit conditions in the resultant difference. If two numbers are unsigned, the bit conditions of interest are the output carries and a possible zero results. If two numbers include a sign bit in the higher order position, the bit condition of interest are the sign of result, a zero indication and an overflow condition. Sometimes, it becomes convenient to supplement the ALU with status register where these bit conditions are stored for further analysis.

An 8-bit ALU with a 4-bit status register is shown in figure where in the four status bits are symbolized by C, S, Z and V. As a result of operation performed in the ALU, the bits are set or cleared.

- i) Bit C is set if the ALU output carry becomes 1 and cleared if the output carry becomes 0.
- ii) Bit S is set if the highest order bit of results in ALU output (the sign bit) becomes 1 and cleared if the highest order bit is 0.
- iii) Bit Z is set if the ALU output contains all 0's and cleared otherwise
- iv) Bit V is set if the carries C_8 and C_9 EX-OR becomes 1 and cleared otherwise. These conditions for overflow when the numbers are in sign 2's complement representation.

The status bits can be checked after an ALU operation to determine certain relationships that exists between A and B. If the bit V is set after the addition of two unsigned numbers, then it indicates an overflow condition. If Z is set after the two signed number addition, then it indicates that $A = B$. This is so because $X \oplus X = 0$, and the EX-OR of operands gives an all 0's result which set the Z-bit. A single bit in A can be checked to determine if it is 0 or 1 by making all bits except the bit in quotient and then checking the Z status bit.

6. Design a 4-bit arithmetic circuit which performs different arithmetic operations. [2011/F, 2013/S, 2014/F, 2014/S, 2015/S, 2016/S, 2017/S, 2018/F]

Solution:

A 4-bit arithmetic circuit which performs eight different operations consists of four full adder (FA) circuits. The carry into the first stage is the input carry. The fourth stage carry out is the output carry. All other carries are connected internally from one stage to the next. The selection variable S_0 and S_1 control all of B inputs to full adder circuit. The input A go directly to the other inputs of the full adder.

Operations Implemented:

| Function select | | | Y equals | Output equals 0 | Function |
|-----------------|-------|-------|-----------|-------------------|------------------------------|
| S_1 | S_0 | C_i | | | |
| 0 | 0 | 0 | 0 | A | Transfer A |
| 0 | 0 | 1 | 0 | $A + 1$ | Increment of A |
| 0 | 1 | 0 | B | $A + B$ | Add B to A |
| 0 | 1 | 1 | B | $A + B + 1$ | Add B to A plus 1 |
| 1 | 0 | 0 | \bar{B} | $A + \bar{B}$ | Add 1's complement of B to A |
| 1 | 0 | 1 | \bar{B} | $A + \bar{B} + 1$ | Add 2's complement of B to A |
| 1 | 1 | 0 | All 1's | $A - 1$ | Decrement of A |
| 1 | 1 | 1 | All 1's | A | Transfer A |

The arithmetic circuit needs a combinational circuit in each stage specified by Boolean function.

$$X_i = A_i$$

$$Y_i = B S_0 + \bar{B} S_1$$

where, $i = 1, 2, 3, 4, \dots, n$

In each stage, i must have same common selection variables S_1 and S_0 . The combination circuit will be different if the circuit generates different arithmetic operations.





Figure: True/complement one/zero circuit

| S_1 | S_0 | Y_1 |
|-------|-------|-------------|
| 0 | 0 | 0 |
| 0 | 1 | B_i |
| 1 | 0 | \bar{B}_i |
| 1 | 1 | 1 |

Airthmetic circuit logic design:




7. Design an adder/subtractor unit with one selection variable S and two inputs A and B . When $S = 0$ the circuit performs $A + B$ and when $S = 1$ the circuit performs $A - B$ by taking the 2's complement of B . [2013/F, 2015/S, 2018/S]

- OR, Design a 4-bit arithmetic unit that performs addition when mode control bit is 0 and subtraction when mode control bit is 1. [2019/F]

Solution:

The 4-bit adder/subtractor circuit is shown below where in each input B_i requires an Ex-OR gate.



The selection variable S goes to each input of each gate and also to the input carry of the parallel adder. Thus, when $S = 0$, the circuit performs $A + B$ and when $S = 1$, the circuit performs $A - B$ by taking the 2's complement of B .

8. Explain the process how does binary value of 4 flags in status register change with necessary diagram. [2015/F, 2018/S, 2019/S]

Solution: See the Question number 5.

9. What do you mean by ALU?

Solution:

An arithmetic logic unit is a combinational digital electronic circuit that performs arithmetic and bitwise operations on integer binary numbers. It is a major component of the central processing unit of a computer system.

10. Design an arithmetic circuit to implement the following function table. A and B are 4 bit binary numbers.

[2017/F]

| S_1 | S_0 | C_{in} | F |
|-------|-------|----------|---------------|
| 0 | 0 | 0 | A |
| 0 | 0 | 1 | $A + 1$ |
| 0 | 1 | 0 | $A + B$ |
| 0 | 1 | 1 | $A + B + 1$ |
| 1 | 0 | 0 | $A + \bar{B}$ |
| 1 | 0 | 1 | $A - B$ |
| 1 | 1 | 0 | $A - 1$ |
| 1 | 1 | 1 | A |

Solution: See the Question number 6.

11. Design a 4 bit arithmetic circuit.


[2011/S]

Solution: See the Question number 6.

12. Design an arithmetic circuit with one selection variable and two data inputs A and B. When $S = 0$, the circuit performs the addition operation $F = A + B$ and when $S = 1$, the circuit performs the increment operation $F = A + 1$. (Only show the block diagram).

[2014/S]

Solution:



Here; S = Selection variable

A and B = two data inputs

Variable B is connected to input of full adder (FA) by ANDing with \bar{S} . S is complemented to input carry. F and C are output and out carry respectively. When, $S = 0$, the X input of FA receives data A. Since $S = 0$, $\bar{S} = 1$. So the input Y receives data B. Hence the output will be

$$F = A + B + S = A + B = 0 = A + B.$$

When $S = 1$, the input X receives A, but input Y receives 0 and $\bar{S} = 0$. So output of AND gate is 0. Also C_{in} is 1, then output is

$$F = A + B + S = A + 0 + 1 = A + 1 \\ \text{which is increment operation.}$$

13. Design an arithmetic circuit with two selection variables S_1 and S_0 that generates the following arithmetic operations. [2012/S]

| S_1 | S_0 | $C_{in} = 0$ | $C_{in} = 1$ |
|-------|-------|-----------------|-----------------|
| 0 | 0 | $F = A$ | $F = A + 1$ |
| 0 | 1 | $F = A - B - 1$ | $F = A - B$ |
| 1 | 0 | $F = B - A - 1$ | $F = B - A$ |
| 1 | 1 | $F = A + B$ | $F = A + B + 1$ |

Solution:




Figure: Logic diagram

Output, $Y = X + Z + C_{in}$

a) $S_1 S_0 C_{in} = 000$

MUX A selects A and MUX B selects 0 and $C_{in} = 0$. So output will be $Y = A + 0 + 0 = A$. This transfers value of A to output.

b) $S_1 S_0 C_{in} = 001$

MUX A selects A and MUX B selects 0, $C_{in} 1$. So, output will be $Y = A + 0 + 1 = A + 1$. This increments the value of A by 1.

c) $S_1 S_0 C_{in} = 010$

MUX A selects A, MUX B selects \bar{B} and $C_{in} = 0$. So, Output will be $Y = A + \bar{B} + 0 = (A + \bar{B} + 1) - 1 = A - B - 1$ (Since $A + \bar{B} + 1$ is 2's complement subtraction and is equal to $A - B$) This subtracts B from A with initial borrow using 2's complement method.

d) $S_1 S_0 C_{in} = 011$

MUX A selects A, MUX B selects \bar{B} and $C_{in} = 1$. So output will be $Y = A + \bar{B} + 1 = A - B$ This performs subtraction $A - B$ without initial borrow complement method.

e) $S_1 S_0 C_{in} = 100$

MUX A selects B, MUX B selects \bar{A} and $C_{in} = 0$, so output will be

$$Y = B + \bar{A} + 0 = (B + \bar{A} + 1) - 1 = B - A - 1$$

This performs subtraction $B - A$ with initial borrow using 2's complement method.

f) $S_1 S_0 C_{in} = 101$

MUX A selects B, MUX B selects \bar{A} and $C_{in} = 1$, so output will be

$$Y = B + \bar{A} + 1 = B - A$$

This performs subtraction $B - A$ without initial borrow using 2's complement method.

g) $S_1 S_0 C_{in} = 110$

MUX A selects A, MUX B selects B and $C_{in} = 0$, so output will be

$$Y = A + B + 0 = A + B$$

This performs the addition $A + B$ without initial carry.

h) $S_1 S_0 C_{in} = 111$

MUX A selects A, MUX B selects B and $C_{in} = 1$, so output will be

$$Y = A + B + 1$$

This performs addition $A + B$ with initial carry.

CHAPTER

10

DIGITAL INTEGRATED CIRCUITS



| | | |
|------|--|-----|
| 10.1 | Bipolar Transistor Characteristics..... | 343 |
| 10.2 | Resistor-Transistor Logic (RTL)..... | 345 |
| 10.3 | Diode Transistor Logic (DTL)..... | 346 |
| 10.4 | Integrated-Injection Logic (I ² L)..... | 348 |
| 10.5 | Transistor-Transistor Logic (TTL)..... | 349 |
| 10.6 | Emitter-Coupled Logic (ECL)..... | 354 |
| 10.7 | Metal-Oxide Semiconductor (MOS)..... | 356 |
| 10.8 | Complementary MOS (CMOS) Logic | 361 |

**10.1 BIPOLAR TRANSISTOR CHARACTERISTICS**

A Bipolar junction transistor (BJT) is the familiar NPN or PNP junction transistor and they are constructed either with silicon or germanium semiconductor material. IC transistors however, are made with silicon. The operation of a bipolar transistor depends upon the flow of two types carriers-electrons and holes. In contrast to that, the field effect transistor (FET) is said to be unipolar, as its operation depends on the flow of only one type of majority carrier which may be electrons (N-channel) or holes (P-channel). The first five logic families - RTL, DTL, TTL, ECL and I²L use the bipolar transistors. The last two logic families-MOS and CMOS

employ a type of unipolar transistor called a metal-oxide semiconductor field effect transistor, abbreviated MOSFET or MOS in short.

The current marked I_C flows through resistor R_C and the collector of the transistor. Current I_B flows through resistor R_B and the base of the transistor. The emitter is connected to the ground and its current $I_E = I_C + I_B$. The supply voltage is between V_{CC} and the ground. The input is between V_i and the ground and the output is between V_o and the ground. The normal direction of currents of an NPN transistor is indicated by the arrow marks in the figure. Collector current I_C and base current I_B are assumed to be positive when they flow into the transistor and the emitter current I_E is positive when it flows out of the transistor. The symbol V_{CE} stands for the voltage difference from collector to emitter and is always positive. This junction is termed to be forward biased when V_{BE} is positive and termed as negative biased when V_{BE} is positive and termed as negative biased when V_{BE} is negative.

The base-emitter characteristics $I_B(mA)$ of the NPN transistor is shown in the figure.

This is a plot of base current I_B with respect to V_{BE} . For a silicon-type transistor, if the base-emitter voltage is less than 0.6 V, the transistor is said to be cut-off and no base current flows. When the base-emitter junction is forward biased with a voltage greater than 0.6 V, the transistor conducts and its base current I_B starts rising very fast with a very small rise of V_{BE} . The voltage V_{BE} across the base to the emitter of a conducting transistor seldom exceeds 0.8 V.

When V_{BE} is less than 0.6 V, the transistor is at cut-off and no base current flows ($I_B = 0$) and a negligible current flows in the collector. The collector-to-emitter circuit then behaves like an open circuit. In an active region, the collector-to-emitter voltage V_{CE} may be anywhere between 0.8 V to V_{CC} . Approximate collector current I_C in this region can be obtained by the relation $I_C = h_{FE} I_B$, where, h_{FE} is a transistor parameter called DC current gain. It should be noted that the maximum collector current does not depend on the I_B but on the external circuit components connected to the





Figure: Common emitter NPN transistor



collector. This is because V_{CE} is always positive and its lowest possible value is 0 V (practically minimum V_{CE} value 0.2 for silicon transistor).


The collector current-to-base current relationship $I_C = h_{FE} I_B$ is valid only when the transistor is in the active region. The parameter h_{FE} varies widely over the operating range of the transistor characteristics. In a typical operating range, h_{FE} may be observed that the base current may be increased to any desirable value, but the collector current is limited by the external circuit component, as in this case it is limited to $\frac{V_{CC}}{R_C}$. As a consequence, a situation can be reached when $h_{FE} I_B$ is greater than I_C . This is the condition when the transistor is said to be in saturation region. Thus the condition for saturation is determined by the relation.

$$h_{FE} \cdot I_B \geq I_{CS} \text{ or } I_B \geq \frac{I_{CS}}{h_{FE}}$$

where, I_{CS} is the maximum collector current flowing during saturation and V_{CE} attains its minimum value at saturation to 0.2 V.

10.2 RESISTOR-TRANSISTOR LOGIC (RTL)

Resistor-Transistor logic or RTL is the first-generation digital logic circuit. The basic circuit of the RTL digital logic family is the NOR gate as shown in the figure. Each input is associated with one resistor and a transistor. The collectors of the transistors are tied together with a common resistor to the V_{CC} supply. The output is taken from the collectors joint. The voltage levels of the circuit are 0.2 V for low level and 1 to 3.6 V for high level.



If any of the inputs is at high level, the corresponding transistor is at saturation. This causes the output at low irrespective of the conditions of other transistors as all the transistors are connected in parallel. If all the inputs are at low level at 0.2 V, all the transistors are at cut-off condition because base to emitter voltage of all the transistors $V_{BE} < 0.6$ V, causing the output of the circuit at high level approaching the value of the supply voltage V_{CC} . Thus confirms the conditions of a NOR logic. Note that the noise margin for low signal input is $0.6 - 0.2 = 0.4$ V.

The RTL logic circuit has many drawbacks. The base current is practically independent of the emitter junction characteristics. The resistor increases the input resistance and reduce the switching speed of the circuit. This degrades the rise and fall times of any input pulse. Reduction in base resistor reduces any input pulse. Reduction in base resistor reduces the input resistance, increase power consumption and decrease the fan in. An approach used in practice to increase the speed of RTL circuit is connect speed-up capacitors parallel to the base resistors. In an RTL digital circuit the transistors are driven heavily to saturation resulting in long turn-off delays. The output high-voltage level reduces with the increase of load or the number of gates connected at output. Also, the collector reverse saturation current of a driver transistor at high temperature may become large enough to lower the already low output voltage.


The fan out of the RTL gate is limited by the value of the output voltage when high. As the output is loaded with inputs of other gates more current is consumed by the load. This current must flow through R_C (typical value of R_C is $640\ \Omega$). Assuming h_{FE} drops to the value of 20, with each of the base resistor value $R = 450\ \Omega$ and $V_{CC} = 3.6$ V, the output voltage drops to 1 V when the fan out is 5. Any voltage below 1 V at the output may not drive the next transistor into saturation as required.

The following are the characteristics of the RTL family;

- Speed of operation is low i.e., the propagation delay is high up to the order of 500 ns. It cannot operate at more than 4 MHz.
- Fan out is 4 or 5 with a switching delay of 50 ns and fan in is 4.
- Poor noise immunity.
- Sensitive to temperature.
- High average power dissipation elimination of base resistors in RTL will reduce the power dissipation which results in direct-coupled transistor logic (DCTL).

10.3 DIODE TRANSISTOR LOGIC (DTL)

The DTL family eliminates the problem of decreasing the output voltage with the increase of load. The basic circuit of DTL NAND gate is shown in figure. Each input is associated with one diode. The input diodes D_A , D_B , D_C and resistor R_D form an AND gate. The transistor Q_1 serves as a current amplifier as well as a digital INVERTER. The two voltage levels are 0.2 V for the low level and 4 V for the high level.



If any input of the gate is low to 0.2 V, the corresponding diode is forward biased and conducts current through V_{CC} and R_D . The voltage at point P is equal to the input voltage 0.2 V plus one diode drop of 0.7 V for a total of 0.9 V. This is not sufficient to drive the transistor Q_1 into conduction. In order for the transistor to conduct the voltage at P, it must overcome a potential of one V_{BE} (0.6 V) drop in Q_1 and two diode voltage drop (0.6 V each) across D_1 and D_2 or $0.6 + 2 \times 0.6 = 1.8$ V. Hence the transistor Q_1 remains at cut-off condition and its collector to emitter behaves like an open circuit. Therefore, the output voltage at collector of the transistor Y is high at 5 V (power supply V_{CC} is 5 V).

If all the inputs of the gate are high to 5 V, all the diodes are reverse biased and the current will flow through R_D , D_1 , D_2 and the base of the transistor. The transistor is now driven to saturation region. The voltage at P is equal to one V_{BE} drop plus two diode drops across D_1 and D_2 or 3×0.7 V = 2.1 V (V_{BE} drops is 0.7 V while conducting and forward biased diode drop becomes 0.7 V). This confirms that all the input diodes are reverse biased and off. With the transistor at saturated condition, the output drops to $V_{CE(sat)} = 0.2$ V which is low level for the gate. Thus the DTL circuit operation as above conforms NAND logic gate behaviour.

The working principle is similar to any number of inputs. The DTL family has better noise margin, higher fan out capability and faster response than the RTL family. The DTL family has the following characteristics;

- The propagation delay of a DTL circuit is in the order of 30 ns. The turn-off delay is considerably larger than the turn on delay by a factor of 2 or 3.
- Fan in is at the order of 8.
- Fan out is as high as 8 because the input impedance is high for DTL gates due to reverse biased input diodes at logic 1 states.
- Noise margin is high due to two diodes D_1 and D_2 connected in series. Typically noise margin of a DTL NAND gate circuit is 0.8 V when the output is low and 3.4 V when the output is high.

10.4 INTEGRATED-INJECTION LOGIC (I²L)

Integrated Injection logic or I²L or I²L is latest generation LSI technique also called merged Transistor logic (MTL), that uses both NPN and PNP bipolar junction Transistors to form a large number of logic gates on a single chip. It reduces the number of metal connections. This allows more circuits to be placed in a chip to form complex digital functions. It also eliminates all the resistors in the circuit thus increasing the speed as well as reducing power dissipation.

The schematic diagram of a basic I²L inverter gate is shown in figure alongside.

It has a multiple collector transistor Q₁ and a NPN transistor Q₂ at the base of Q₁. The emitter of Q₂ is connected

to the supply voltage V_{BB} and its base is grounded. Q₂ acts as a current source and active pull-up and the multiple collector NPN transistor Q₁ operates as an inverter when one or more collectors are connected with other gates. Most of the current leaving from Q₂ is injected directly to the base of Q₁ and hence the emitter of Q₂ is known as the injector and the integrated structure is called the integrated injection logic.

The operation of the basic gate can be best analyzed when it is connected to other gates.






Figure: NOR logic function implemented with I²L basic gates



Here, transistor Q₁ and Q₂ are multiple collector transistor acting as inverters. Their base currents are injected through the multiple collector NPN transistor Q₃, which is also acting as an active pull up at the bases of Q₁ and Q₂. It is also acting as the active pull-up of the collector of transistor Q₂. Collectors of Q₁ and Q₂ are connected with active pull-up PNP transistor Q₄ producing a NOR function ($A + B$). Input signal B is complemented by the transistor Q₅ which is connected to the base of the transistor Q₃. One of the collectors of Q₃ is connected with one of the collectors of Q₁ and also to the active pull-up Q₄ producing another NOR function ($A + B'$). OR functions may be available by the transistors Q₆ and Q₇, if they are connected to pull-up circuit or other gates. Thus we can see that two NOR functions are realized just with a few number of transistors or basic gates. The graphic symbol of the functions as produced by the figure is shown below.



The typical values of parameters of I²L devices are as follows:

Packing density = 1500 gates/sq. mm

Gate delay: 25 to 250 ns

Supply voltage: 1 to 15 V

Logic voltage swing: 0.6 V

Power dissipation per gate: 5 mW to 75 mW

Because of high speed, low power consumption and high package density, the I²L devices find their application mostly in LSI functions and large computers. It is not available in SSI packages containing individual gates. Its range of application include microprocessor and micro controller chips, memory devices, video games, watches, television tuning and control etc.

10.5 TRANSISTOR-TRANSISTOR LOGIC (TTL)

TTL is the most popular of all the logic families. The original basic TTL gate was a slight improvement over the DTL gate. As the TTL technology progressed, more and more additional improvements were carried out to make this logic family the most widely used type in the design of digital systems. Gates of this family possesses the highest switching speed when

compared to other logic families that utilizes the saturated transistors, TTL family or the commercially available 74/54 series, evolved into five major divisions.

- Standard TTL (74/54 series)
- High-speed TTL (74 H/54 H series)
- Low power TTL (74 L/54 L series)
- Schottky diode clamped TTL (74 S/54 S series)
- Low Power Schottky TTL (74 LS/54 LS series)

Although the high speed and low power TTL devices are designed for specific applications, all the groups of the family have several common features and are compatible and capable of interfacing directly with one another. They have the following typical characteristics in common.

- Supply voltage is 5 V.
- Logic 0 output voltage level is 0 V to 0.4 V.
- Logic 1 output voltage level is 2.4 to 5 V.
- Logic 0 output voltage level is 0 V to 0.8 V.
- Logic 1 output voltage level is 2 V to 5 V.
- Noise immunity is 0.4 V.

But the five different TTL series as mentioned above differ from one another in terms of propagation delay and power dissipation values. Speed power product is an important parameter for comparing the basic gates. This is a product of the propagation delay and the power dissipation measured in pico-joules. A low value of this parameter is desirable in designing the digital circuit because it indicates a low propagation delay without excessive power consumption or vice-versa.

The base TTL gate is the NAND gate shown in figure. In this basic gate the diodes D_1 and D_2 of the DTL NAND gate is replaced with a multiple-emitter transistor T_1 . In this transistor, there is only one collector and one base, as is the common practice for any BJT. However, for the




Figure: TTL NAND gate

multiple-emitter transistor, there will be more than one emitter. A and B represent two separate base-emitter junctions of transistor T_1 , which act as two independent diodes. These are, respectively the equivalents of the diodes D_1 and D_2 of the DTL gate. The collector-base junction of T_1 forms diode D_3 of the DTL gate. The operation of this TTL gate is exactly similar to that of the DTL gate.

The circuit of the TTL NAND gate available in the form of the IC is shown below.




Figure: Basic TTL NAND gate




Figure: Effect of parasitic capacitance across T_4

This circuit incorporates a totem-pole output driver. This totem-pole output driver produces enough current to drive ten logic gates connected to this gate.

Working Principle

We know, T_1 is a multiple-emitter transistor. T_2 is a phase-splitter driving output transistors T_3 and T_4 . The output section consisting of transistors T_3 and T_4 , diode D and the 100 ohm resistor is known as totem-pole configuration since it looks like totem-pole with its ups and downs. A 'totem-pole' is a stick or wand held by kings, emperors and holy men in their hands to show their authority. In another type of NAND gate, called the open collector NAND gate, transistor T_3 and diode D are removed.

Consider a situation when both the inputs A and B are at logic 0 (0 V) state i.e., $A = B = 0$. The emitter-base diodes of the multiple-emitter transistor T_1 are forward biased in this condition and current flows from V_{CC} through the base and emitters of T_1 to ground. This makes the base-collector diode of T_1 reverse biased and prevents current from flowing into the base of transistor T_2 . Since there is h_0 current flow through its base, T_2 remains off making its collector current $I_{C2} = 0$ and collector voltage $V_x = V_{CC}$. We also find that since the collector current of T_2 is zero, its emitter voltage $V_y = 0$.

Let us now investigate the states of the totem-pole transistors T_3 and T_4 . Since the collector voltage of T_2 , $V_x = V_{CC}$, the transistor T_3 turns on and it acts as a short circuit between V_{CC} and the output Z. Also, since the emitter voltage of T_2 , $V_y = 0$, the transistor T_4 remains off. Thus, since T_3 is ON and T_4 is OFF, we find that the output Z of the TTL NAND, for the input condition $A = B = 0$ is V_{CC} or logic 1.

Consider now the situations in which $A = 1, B = 0$ and $A = 0, B = 1$. In these cases also, one of the diodes is conducting and the input is

grounded. So the same arguments we have developed for the situation $A = B = 0$ prevails in these cases also.

Now let us discuss the situation in which $A = B = 1$. In this case, both the diodes A and B remain reverse biased. So current flows from V_{CC} through the base-collector diode of T_1 into the base of T_2 turning it ON. Collector current of T_2 starts flowing now, developing enough voltage at its emitter Y to turn T_4 ON. Also since T_2 is ON its collector-emitter voltage drops to the saturation values $V_{CEs} = 0.2$ V and its collector voltage $V_x = 0.8 + 0.2 = 1$ V. With diode D represent, T_3 remains OFF. However, since T_4 is ON, the collector-emitter voltage of T_4 , $V_{CEs} = 0.2$ V, and the output Z is at logic 0. Thus for the situation $A = B = 1$, we have $Z = 0$. Summing up the working of the circuit, we have the conditions.

$$\begin{array}{lll} A = 0, & B = 0, & Z = 1 \\ A = 0, & B = 1, & Z = 1 \\ A = 1, & B = 0, & Z = 1 \\ A = 1, & B = 1, & Z = 0 \end{array}$$

These relations show that the circuit acts as a NAND gate.

Use of Diode D

Consider the situation when there is no diode and T_4 is in saturation (ON). At this time, we want T_3 to be OFF. To investigate this, consider the following figure which shows the output section of the TTL NAND gate.




Figure: Totem-pole output Configuration

Consider T_2 be ON. Then heavy collector current flows through T_2 to develop enough potential at point Y, which turns T_4 ON. Since T_4 is ON requires its base-emitter voltage $V_{BE4} = V_{BEs}$, where V_{BEs} is the saturation base-emitter voltage ($= 0.8$ V), we find that Y is clamped at 0.8 V. Hence the voltage at X is,

$$V_x = V_{BEs} \text{ of } T_4 = V_{CEs} \text{ of } T_2 = 0.8 + 0.2 = 1.0 \text{ V} = V_{B3}$$

where, V_{BB} is the base voltage of T_3 with respect to ground. Now the collector of T_4 (and hence the emitter of T_3) is at V_{CEs} ($= 0.2$ V) with respect to ground. Therefore, V_{BEs} (base-emitter voltage of T_3) $= 1 - 0.2 = 0.8$ V. A voltage of 0.8 V between the base and emitter of T_3 means that it is in the saturation whereas our assumption was that T_3 was OFF. Hence to ensure that T_3 is indeed in the OFF state, diode D is introduced in between the emitter of T_3 and collector of T_4 . The drop across the diode is usually 0.6 V so that T_3 is indeed in the cut-off state with its base having not enough voltage to turn it ON.

Open-Collector Gate

If transistor T_3 is removed from the totem-pole configuration, we can get an open collector TTL gate. The open collector TTL NAND gate is shown in figure below. This can be converted into a NAND gate by connecting a pull-up resistor across terminals P and Q.




Figure: Open-collector TTL NAND gate

This gate is useful in what is known as the wired-AND connection. Several NAND gates can be AND-ed together by using open-collector TTL gates.




Figure: Wired AND connection using pull-up resistors

Figure below shows the actual circuit details of the wired-OR connections. T_{41} , T_{42} and T_{43} represent respectively the output transistors of gates G_1 , G_2 and G_3 . The output Z in wired-AND connection can be written as,

$$Z = \overline{AB} + \overline{CD} + \overline{EF} = \overline{AB}\overline{CD}\overline{EF}$$




Figure: Connection details of wired-OR output section

Thus the output Z gives the AND-ing of several NAND gates which is also equivalent to NOR-ing of several AND gates. The value of the pull-up resistor $R_{\text{pull-up}}$ is determined by the maximum value of the collector current permissible through each of the output transistors.

10.6 Emitter-Coupled Logic (ECL)

The circuit diagram of an OR-NOR gate using emitter-coupled logic is shown below;




Figure: Emitter-coupled logic (ECL) gate

The fundamental gate in the ECL family is the OR-NOR gate. It is basically a set of differential amplifiers consisting of transistors T_1 , T_2 and T_3 . These differential amplifiers drive two emitter-follower stages comprising transistors T_4 and T_5 to deliver complementary outputs Z and \bar{Z} . The load resistance of T_3 is 300 ohms. For the ideal Op-AMP configuration the load of T_2 must also be of 300 ohms. However, in practice, it will be less than this. One of the main features of the ECL gate is that the collector terminals of its transistors are grounded and a DC supply voltage of -5.2 V is applied to the emitters. This negative supply voltage makes the calculations slightly difficult, since mostly we are familiar with positive supply voltages.

Working principle of the ECL OR-NOR gate

The ECL gate as stated above is basically a differential amplifier working in its active region. Since it is operating in its active region, the voltage swing of the ECL gate is very low, being typically about ± 200 mV. Also, it dissipates large amounts of power as the circuit draws heavy collector current at all times of operation. There is no OFF-state for the ECL gates to reduce power loss. The main advantage of the ECL gate is that it is the fastest logic circuit how in operation, typical speed being a few gigahertz. Let us now analyze the voltage levels at various nodes of the circuit. Through the analysis, we shall also get an idea about the operation of the circuit. Consider the figure below, which shows the details of the circuit connections and node voltages required for the analysis. Let the input A be at logic 0 level. This makes T_2 OFF and T_3 ON.




Figure: Detail diagram of ECL gate for analysis

The voltage at node X can be calculated by assuming $V_{RE_3} = 0.7$ V, where, V_{RE_3} is the base-to-emitter voltage of transistor T_3 , assuming it to operate in the active region. We find that $V_X = -V_R - V_{RE_3} = -1.15 - 0.7 = -1.85$ V. The supply voltage of ECL gate is -5.2 V. Therefore, the voltage drop across the 1.18 K emitter resistor of the differential pair is,

$$V_{T1RK} = -V_X - (-V_{EE}) = -1.85 - (-5.2) = 3.35 \text{ V}$$

Therefore, the current through the 1.18 K resistor R_1 is given by;

$$I = \frac{3.35}{1.18} = 2.84 \text{ mA}$$

This current flowing through the collector of T_1 will produce a drop of 0.85 V across the 300 Ω collector resistor of T_1 . Thus, the node Y is at -0.85 V with respect to ground under this condition. Assuming T_4 to be ON this time, the voltage output at node Z (emitter of T_4) is:

$$V_Z = -0.85 - 0.7 = -1.5 \text{ V}$$

This is the logic 0 level of the ECL gate. Notice that in the logic 0 level, all the transistors operate in their active region rather than in cut-off and saturation. Then, that the transistor T_2 or T_1 is indeed in logic 0 may now be ascertained by considering the fact that with voltage at A,

$$V_A = -1.5 \text{ V} \text{ and } V_X = -1.85 \text{ V}$$

$$V_{BE1} = V_{BE2} = -1.5 - (-1.85) = 0.3 \text{ V}$$

where, V_{BE1} and V_{BE2} are the base-emitter voltages of T_1 and T_2 respectively. It can be seen that the minimum base-emitter voltage for a transistor to conduct is 0.4 to 0.5 V and therefore with $V_{BE} = 0.3 \text{ V}$, both T_1 and T_2 are indeed in the OFF state.

Now, let us consider the logic 1 condition being applied to input A. This makes T_1 or T_2 ON, and the collector current switches to R from the 300 ohms resistor. With T_3 OFF, its collector voltage V_Y is at ground potential as no current is now flowing through the 300 ohms resistor. Again, with T_4 is an emitter-follower, the output voltage $V_Z = V_{BE4} = 0.7 \text{ V}$. Thus, the output voltage for logic 1 at A is given by;

$$V_Z = -0.7 \text{ V}$$

We now conclude that for the ECL OR-NOR gate, the logic levels are given by:

$$\text{Logic 0 level} = -1.5 \text{ V}$$

$$\text{Logic 1 level} = -0.7 \text{ V}$$

These figures show that the output swing of an ECL gate is only

$$V_{out-swing} = -0.7 - (-1.5) \text{ V} = 0.8 \text{ V}$$

ECL gates have very low noise immunity, i.e., they are easily vulnerable even to very low-level noise voltages.

10.7 METAL-OXIDE SEMICONDUCTOR (MOS)

The field effect transistor (FET) is a unipolar transistor, since its operation depends on the flow of only one type of carrier-either holes or electrons. There are two types of field effect transistors-junction field effect transistor (JFET) and metal oxide semiconductor field effect transistors (MOSFET).

Construction of a MOSFET

MOS technology derives its name from the basic structure of a metal electrode on an oxide insulator over a semiconductor substrate. The basic structure of the MOS transistor is shown below. The P-channel MOS consists of a lightly doped substrate of N-type silicon material. Two regions are heavily doped by diffusion with P-type impurities to form source and drain. The region between the two heavily doped areas of P-sections serves as the channel.




Figure: P-channel MOS

A metal plate is placed on the channel area with a separation layer consisting of insulating dielectric of silicon dioxide. The metal plate serves as a gate. When a negative voltage with respect to the substrate is applied to the gate, it causes an induced electric field in the channel, which attracts P-type carriers field in the channel, which attracts P-type carriers from the substrate. As the magnitude of the negative voltage on the gate increases, the region below the gate accumulate more P-type carriers, conductivity in the channel region increases and current can flow from source to drain provided a voltage difference is maintained between these two terminals.

There are four basic types of MOS structure. The channel can be either P-type or N-type. If the majority of carriers is positive type or holes, it is called a P-type MOS, and it is called an N-type MOS when the majority of carriers are negative type or electrons. The basic structure of an N-channel MOS is shown below;




Figure: N-channel MOS

The mode of operation can be enhancement type or depletion type, depending on the state of the channel region at zero voltage. If the

channel is initially doped lightly with impurities (diffused channel), a conducting channel exists at zero gate voltage and the device is called a depletion type. In this mode, current flows unless the channel is depleted by an applied gate field. If the channel region is initially uncharged, the gate field induces a conducting channel before current can flow. Thus the current is enhanced with the application of gate voltage and such a device is called an enhancement type.

The terminal through which the majority of carriers enter the semiconductor bar is called the source and through drain the majority carries leave the bar. For a P-channel MOS, the source terminal is connected to the substrate and a negative voltage is applied to the drain terminal. When the gate is above threshold voltage of about -2 V, no current will flow in the channel, and the drain to the source path is like an open circuit. When the gate voltage is sufficiently negative below threshold voltage, a channel is established and P-type carriers flow from source to drain. The P-type carriers are positive and hence the corresponding positive current flow from source to drain. The P-channel MOS are normally referred to as PMOS.

In the N-channel MOS, the source is connected to the substrate and positive voltage is applied to the drain terminal with respect to the source or the substrate. When the gate voltage is below the threshold voltage V_t , no current flows through the channel. If sufficiently large positive gate voltage is applied above the threshold voltage, N-type carriers will flow from drain to source. The threshold voltage may vary from 1 V to 4 V, depending on the particular process of fabrication used. The N-channel MOS are generally referred as NMOS.

The graphic symbols of MOS transistors are shown below. G, D and S represent the gate, drain and source respectively. Enhancement types of MOSFETs are symbolized by the broken lines between source and drain. The arrow indicates the direction of the flow of carriers.



Figure: P-channel enhancement type



Figure: P-channel depletion type

1. Transistor
The transistor
(MOS)



Figure: N-channel enhancement type



Figure: N-channel depletion type

Because of the symmetrical construction of the source and drain in the MOS transistors, they can be operated as bilateral devices. Although in normal operation, carriers are allowed to flow from source to drain in certain circumstances it is convenient to allow the carriers to flow drain to source. One advantage of the MOS device is that it can be used not only as transistor, but also a resistor. A resistor may be constructed with technology by permanently biasing the gate terminal for conduction. The value of resistance is determined by the ratio of the source-drain voltage to the channel current.

Three logic circuits using MOS devices are shown in figure below. For an N-channel MOS, supply voltage V_{DD} is positive (about 5 V) to allow positive current flow from drain to source. The two voltage levels are a function of the threshold voltage V_t . The low level is anywhere from zero to V_t and the high level ranges from V_t to V_{DD} . The N-channel gates usually employ positive logic. The P-channel MOS circuits use a negative voltage for V_{DD} to allow positive current flow from source to drain. The two voltage levels are both negative above and below the negative threshold voltage V_t . P-channel gates usually employ negative logic.

This inverter circuit uses two MOS devices. Q_1 acts as the load resistor and Q_2 acts as the active device. The load resistor Q_1 has its gate connected to V_{DD} , thus maintaining it always in the conduction state. When the input voltage is low (below V_t), Q_2 turns off. Since Q_1 is always ON, the output voltage is high (above V_t). Q_2 turns ON. Current flows from V_{DD} through the load resistor Q_1 and into Q_2 . The geometry of the two MOS device must be such that the resistance of Q_2 when conducting




Figure: Inverter

is much less than the resistance of Q_1 to maintain the output Y at a voltage below V_T .




Figure: NAND gate

The NAND gate uses two transistors in series. Inputs A and B must both be high for all transistors to conduct and cause the output to go low. If either input is low, the corresponding transistor is turned OFF and the output is high. Again, the series resistance formed by the two active MOS devices must be much less than the resistance of the load resistor MOS.




Figure: NOR gate

The NOR gate uses transistors in parallel. If either input is high, the corresponding transistor conducts and the output is low. If all inputs are low, all active transistors are off and the output is high.

MOSFET logic gates consume much less power and possess higher noise margin. It has high fan out capabilities because of the extremely high input resistance at each of the inputs. It is also very simple to fabricate as it does not require resistors or diodes etc. that leads to high package cost. Its low power dissipation makes it ideally suited for LSI packages where the MOS logic has made its greatest impact in the digital field. However, MOS gates are slower than the TTL gates.

d.
Th
rai
(MC

10.8 COMPLEMENTARY MOS (CMOS) LOGIC

Complementary MOS circuits take advantage of the fact that both N-channel and P-channel devices can be fabricated on the same substrate. CMOS circuits consist of both types of MOS devices interconnected to form logic functions. The basic circuit is the inverter which consists of one P-channel transistor and one N-channel transistor as shown in figure.

The source terminal of the P-channel device is at V_{DD} and the source terminal of the N-channel device is at ground. The value of V_{DD} may be anywhere from +3 to +18 V. The two voltage levels are 0 V for the low level and V_{DD} for the high level. Two other CMOS basic gates are shown in figure below;




Figure: Inverter




Figure: NAND gate




Figure: NOR gate

A two-input NAND gate consists of two P-type units in parallel and two N-type units in series. If all inputs are high, both P-channel transistors turn off and both N-channel transistors turn on. The output has a low impedance to ground and produces a low state. If any input is low, the associated N-channel transistor is turned OFF and the associated P-channel transistor is turned ON. The output is coupled to V_{DD} and goes to the high state. Multiple input NAND gates may be formed by placing equal numbers of P-type and N-type transistors in parallel and series respectively.

A two input NOR gate consists of two N-type units in parallel and two P-type units in series. When all inputs are low, both P-channel units are ON and both N-channel units are OFF. The output is coupled to V_{DD} and goes to the high state. If any input is high, the associated P-channel transistor is turned OFF and the associated N-channel transistor turns ON. This connects the output to ground, causing a low level output.

CMOS Characteristics

When a CMOS logic circuit is in a static state, its power dissipation is very low. This is because there is always an OFF transistor in the current path when the state of the circuit is not changing. As a result, a typical CMOS gate has a static power dissipation on the order of 0.01 mW. However, when the circuit is changing state at a rate of 1 MHz, the power dissipation increases to about 1 mW.

CMOS logic is usually specified for a single power-supply operation over the voltage range between 3 and 18 V with a typical V_{DD} value of 5 V. Operating CMOS at a larger value of supply voltage reduces the propagation delay time and improves the noise margin, but the power and improves the noise margin, but the power dissipation is increased. The propagation delay time with $V_{DD} = 5$ V ranges from 8 to 50 ns depending on the type of CMOS used. The noise margin is usually about 40 percent of the V_{DD} supply voltage. The fan-out CMOS gates is 50 when operated at a frequency of less than 1 MHz. The fan-out decreases with increase in frequency of operation.

The CMOS fabrication process is simpler than TTL and provides a greater packing density. This means that more circuits can be placed on a given area of silicon at a reduced cost per function. This property of CMOS, together with its low power dissipation, excellent noise immunity and reasonable propagation delay makes it a strong contender for a popular standard as a digital logic family.

REFERENCES

1. Morris Mano, "Digital Logic and Computer Design", Prentice Hall of India.
2. M. Rafiquzzaman, "Fundamentals of Digital logic and Microcomputer Design", JOHN WILEY & SONS, I, Publication
3. A. SAHA and N. MANNA, "Digital Principles and Logic Design", Anil K. Maini, "Digital Electronics; Principles, Devices and Applications", JOHN WILEY & SONS, Ltd.
4. Subir Kumar Sarkar, Asish Kumar De, Souvik Sarkar, "Foundation of Digital Electronics and Logic Design", CRC Press, Taylor & Francis Group.
5. U.A Bakshi and A.P Godse, "Analog and Digital Electronics", Technical Publication Pune.
6. Frederic J. Mowle, "A Systematic Approach to Digital Logic Design Malvino: Digital Computer Electronics".
7. A. P Malvino, Jerald A. Brown "Digital computer Electronics", 1995
8. V.K Puri, "Digital Electronics", TMH
9. Brain Holdsworth, "Digital Logic Design", Elsevier Science
10. M. Morris Mano and Charles Kime, "Logic and Computer Design Fundamentals", Pearson New International.

