

# Delay-time analysis in radio-frequency $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field effect transistors

Cite as: Appl. Phys. Lett. **117**, 253501 (2020); <https://doi.org/10.1063/5.0029530>

Submitted: 14 September 2020 . Accepted: 06 December 2020 . Published Online: 21 December 2020

 Takafumi Kamimura, Yoshiaki Nakata, and  Masataka Higashiwaki

## COLLECTIONS

Paper published as part of the special topic on [Ultrawide Bandgap Semiconductors](#)



[View Online](#)



[Export Citation](#)



[CrossMark](#)

## ARTICLES YOU MAY BE INTERESTED IN

[Toward high voltage radio frequency devices in  \$\beta\$ -Ga<sub>2</sub>O<sub>3</sub>](#)

Applied Physics Letters **117**, 242101 (2020); <https://doi.org/10.1063/5.0031482>

[Characterization of trap states in buried nitrogen-implanted  \$\beta\$ -Ga<sub>2</sub>O<sub>3</sub>](#)


Applied Physics Letters **117**, 243505 (2020); <https://doi.org/10.1063/5.0031480>

[A review of Ga<sub>2</sub>O<sub>3</sub> materials, processing, and devices](#)

Applied Physics Reviews **5**, 011301 (2018); <https://doi.org/10.1063/1.5006941>

## Challenge us.

What are your needs for periodic signal detection?



Zurich  
Instruments



# Delay-time analysis in radio-frequency $\beta$ -Ga<sub>2</sub>O<sub>3</sub> field effect transistors

Cite as: Appl. Phys. Lett. **117**, 253501 (2020); doi: [10.1063/5.0029530](https://doi.org/10.1063/5.0029530)

Submitted: 14 September 2020 · Accepted: 6 December 2020 ·

Published Online: 21 December 2020



View Online



Export Citation



CrossMark

Takafumi Kamimura,<sup>a)</sup> Yoshiaki Nakata, and Masataka Higashiwaki

## AFFILIATIONS

National Institute of Information and Communications Technology, Koganei, Tokyo 184-8795, Japan

**Note:** This paper is part of the Special Topic on Ultrawide Bandgap Semiconductors.

<sup>a)</sup> Author to whom correspondence should be addressed: [kamimura@nict.go.jp](mailto:kamimura@nict.go.jp)

## ABSTRACT

$\beta$ -Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors (MOSFETs) with gate lengths ( $L_g$ ) of 50–1000 nm were fabricated, employing a thin channel layer formed by a shallow Si-ion implantation doping to maintain a high aspect ratio between an  $L_g$  and a gate-to-channel distance. The MOSFETs with  $L_g = 200$  nm had a maximum drain current density of about 250 mA/mm and a peak extrinsic transconductance of 17 mS/mm. The short-channel effect was well suppressed for the devices with  $L_g \geq 200$  nm, leading to excellent RF device characteristics represented by a record maximum oscillation frequency of 27 GHz at  $L_g = 200$  nm. From simple delay-time analysis on the MOSFETs, the effective electron velocity passing through a region under the gate was estimated to be about  $2 \times 10^6$  cm/s. Moreover, it was analyzed that the parasitic channel charging delay occupied a substantial proportion of the total delay due to a large sheet resistance of the Ga<sub>2</sub>O<sub>3</sub> channel and thus limited their high-frequency device performance. These results suggest that both suppressing the short channel effect with a reduction in  $L_g$  to the sub-0.1- $\mu$ m range and minimizing the access resistance are important to further improve RF device characteristics of Ga<sub>2</sub>O<sub>3</sub> MOSFETs.

Published under license by AIP Publishing. <https://doi.org/10.1063/5.0029530>

Beta-gallium oxide ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>) has been attracting a great deal of attention as an ultrawide-bandgap (UWBG) semiconductor with a bandgap energy of around 4.5 eV (Ref. 1) and a projected breakdown electric field of over 6 MV/cm.<sup>2</sup>  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> possesses some distinct features, surpassing other UWBG competitors in performance. For example, the electron density of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> can be precisely controlled by intentional donor doping in a wide range, from low  $10^{15}$  cm<sup>-3</sup> to  $>10^{20}$  cm<sup>-3</sup>.<sup>3–5</sup> Bulk  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> single crystals with a low defect density can be synthesized applying atmospheric melt-growth techniques.<sup>6–10</sup> A variety of epitaxial growth techniques have also been used for Ga<sub>2</sub>O<sub>3</sub>.<sup>11–16</sup> These developments have reduced technological barriers to future practical applications and industrialization of Ga<sub>2</sub>O<sub>3</sub> devices.

In terms of the high breakdown electric field and the predicted reasonable saturation electron velocity ( $v_{sat}$ ),<sup>17</sup> Ga<sub>2</sub>O<sub>3</sub> FETs can be expected to have an advantage in not only power switching but also RF applications over their competitors.<sup>18–22</sup> In fact, submicrometer-gate Ga<sub>2</sub>O<sub>3</sub> FETs have exhibited good small-signal RF characteristics, such as a current-gain cutoff frequency ( $f_T$ ) of 27 GHz (Ref. 21) and a maximum oscillation frequency ( $f_{max}$ ) of 17 GHz.<sup>19</sup>

In addition, Ga<sub>2</sub>O<sub>3</sub> metal-oxide-semiconductor field-effect transistors (MOSFETs) previously developed in our group have revealed

superior operation stability at high temperature and/or under high-dose gamma-ray irradiation.<sup>23,24</sup> Considering the material properties of Ga<sub>2</sub>O<sub>3</sub> that are strong against stresses caused by temperature and radiation and decent RF device performance of the Ga<sub>2</sub>O<sub>3</sub> FETs reported so far,<sup>18–22</sup> high-frequency Ga<sub>2</sub>O<sub>3</sub> FETs are promising for wireless communication applications in harsh environments where it is difficult to keep other semiconductor devices operational over an extended period of time.

In this study, we fabricated highly scaled Ga<sub>2</sub>O<sub>3</sub> MOSFETs with gate lengths ( $L_g$ ) of 50–1000 nm to systematically investigate the  $L_g$  dependences of their device characteristics. Typical MOSFETs with an  $L_g$  of 200 nm exhibited outstanding RF device characteristics, including a record  $f_{max}$  of 27 GHz. We also conducted simple delay-time analysis on the state-of-the-art MOSFETs to extract an effective electron velocity ( $v_e$ ) and a proportion of each delay component to the total delay time ( $\tau_{total}$ ). Physical and technical knowledge on them is essential to develop further advanced high-frequency Ga<sub>2</sub>O<sub>3</sub> FETs.

Figure 1 shows a schematic cross section of Ga<sub>2</sub>O<sub>3</sub> MOSFET structures fabricated in this work. A 200-nm-thick unintentionally doped (UID) Ga<sub>2</sub>O<sub>3</sub> layer was grown on an Fe-doped semi-insulating Ga<sub>2</sub>O<sub>3</sub> (010) substrate by plasma-assisted molecular beam epitaxy.




FIG. 1. Schematic cross section of T-gate  $\text{Ga}_2\text{O}_3$  MOSFETs.

A standard effusion cell was used for Ga, and its beam flux was set at  $1.9 \times 10^{-7}$  Torr. Oxygen radicals were generated by decomposing high-purity  $\text{O}_2$  gas with an RF-plasma cell. The  $\text{O}_2$  flow rate was 2 sccm, and the plasma power was 250 W. The substrate temperature during the growth, monitored using an infrared pyrometer, was  $630^\circ\text{C}$ . The growth rate of the UID  $\text{Ga}_2\text{O}_3$  layer was  $0.3 \mu\text{m/h}$ . The UID layer was nearly insulating with a high resistivity of  $10^6$ – $10^7 \Omega\cdot\text{cm}$ , which was obtained from two-terminal current–voltage characteristics for device isolation test structures fabricated on the same wafer.

Maintaining a high aspect ratio between an  $L_g$  and a gate-to-channel distance is well established as one of the most effective approaches to suppressing the short-channel effect. Based on this strategy, we designed the  $\text{Ga}_2\text{O}_3$  MOSFETs incorporating a thin bulk channel with high-density donor doping to improve their RF performance by suppressing the short-channel effect while reducing  $L_g$ . For the device processing, selective-area Si-ion implantation doping at multiple energies and doses was first conducted to form a 70-nm-thick box profile with a plateau Si concentration of  $4.8 \times 10^{18} \text{ cm}^{-3}$  in the MOSFET channel region.<sup>25</sup> Subsequently, Si ions were implanted to the source and drain Ohmic contact regions to form a 70-nm-thick box profile with  $\text{Si} = 5 \times 10^{19} \text{ cm}^{-3}$ . The implanted Si atoms in the channel and Ohmic contact regions were activated simultaneously by thermal annealing at  $925^\circ\text{C}$  in  $\text{N}_2$  for 30 min. After a 30-nm-deep recess was etched onto the Ohmic contact regions using  $\text{BCl}_3$  reactive-ion etching (RIE) to ensure direct metal contact with the highly Si-doped region, a Ti(20 nm)/Au(230 nm) metal stack, for source and drain Ohmic electrodes, was deposited and then annealed at  $470^\circ\text{C}$ . The contact resistance ( $R_c$ ) of the source and drain electrodes was estimated to be  $0.5 \Omega\cdot\text{mm}$  by the transmission-line method. A 20-nm-thick  $\text{Al}_2\text{O}_3$  gate dielectric was formed by plasma atomic layer deposition at  $250^\circ\text{C}$  using trimethylaluminum and  $\text{O}_2$ . T-shaped gate patterns with footprint lengths varying from 50 to 1000 nm were defined by a two-step 100-keV electron-beam lithography with a ZEP 520A/UV6 double-layer resist,<sup>26</sup> and a Ti(3 nm)/Pt(12 nm)/Au(350 nm) gate metal stack was deposited and lifted off. Finally, the  $\text{Al}_2\text{O}_3$  placed atop the source and drain pad metals for probing was removed by  $\text{BCl}_3$  RIE. We fabricated  $\text{Ga}_2\text{O}_3$  MOSFETs with two-finger gates ( $50 \mu\text{m} \times 2$ ) and source-to-drain distances ( $L_{s-d}$ ) of 2, 3, and  $4 \mu\text{m}$ . The gate finger was placed at the center between the source and drain electrodes.

The room-temperature mobility, sheet carrier density, and sheet resistance ( $R_{sh}$ ) of the Si-doped  $n$ -channel region were estimated to be

$78 \text{ cm}^2/\text{Vs}$ ,  $1.0 \times 10^{13} \text{ cm}^{-2}$ , and  $8 \text{ k}\Omega/\square$  by the Hall measurement, respectively.

Typical DC and pulsed drain current density–drain voltage ( $I_d$ – $V_d$ ) output characteristics and DC transfer characteristics are presented in Figs. 2(a) and 2(b), respectively, which were measured for the  $\text{Ga}_2\text{O}_3$  MOSFETs with an  $L_g$  of 200 nm and an  $L_{s-d}$  of  $2 \mu\text{m}$ . The MOSFETs exhibited a maximum  $I_d$  of about  $250 \text{ mA/mm}$  at a  $V_d$  of 10 V and a gate voltage ( $V_g$ ) of +4 V. Small current collapse was observed in the pulsed output characteristics compared with the DC ones, attributing to charge traps at the gate dielectric/ $\text{Ga}_2\text{O}_3$  interface and/or in the  $\text{Ga}_2\text{O}_3$  channel. The DC peak extrinsic transconductance ( $g_m$ ) was  $17 \text{ mS/mm}$  at  $V_d = 10 \text{ V}$  and  $V_g = -18 \text{ V}$ . Additionally, a good pinch-off characteristic with a threshold  $V_g$  of  $-24 \text{ V}$  was obtained. For the devices with  $L_g = 300 \text{ nm}$ , the off-state breakdown voltages measured at  $V_g = -30 \text{ V}$  were 73, 77, and 99 V for  $L_{s-d} = 2, 3$ , and  $4 \mu\text{m}$ , respectively.

Small-signal RF performance of the  $\text{Ga}_2\text{O}_3$  MOSFETs was characterized by on-wafer  $S$ -parameter measurements using an HP8510C vector network analyzer.  $S$ -parameters for open-pad structures fabricated on the same wafer were also measured to subtract the parasitic capacitance components related to the pad metals from the as-measured extrinsic parameters. It should be noted that no resistance and inductance components were subtracted from the extrinsic parameters. Current gain ( $|H_{21}|^2$ ), maximum stable gain/maximum available gain ( $MSG/MAG$ ), and unilateral gain ( $U_g$ ) as a function of frequency of the MOSFETs with  $L_g = 80$  and  $200 \text{ nm}$  are shown in Figs. 3(a) and 3(b), respectively. The  $f_T$  was determined by extrapolation of  $|H_{21}|^2$  with a  $-20 \text{ dB/decade}$  slope, and the  $f_{max}$  was defined at a frequency at which both  $MAG$  and  $U_g$  became 0 dB. The devices exhibited the state-of-the-art small-signal RF characteristics of an  $f_T$  of 10 GHz at  $L_g = 80 \text{ nm}$  and an  $f_{max}$  of 27 GHz at  $L_g = 200 \text{ nm}$ . Note that this  $f_{max}$  value is the highest ever reported for  $\text{Ga}_2\text{O}_3$ -based transistors.

Figures 4(a) and 4(b) present the  $L_g$  dependences of  $f_T$  and  $f_{max}$ , respectively. The  $f_T$  monotonically increased with decreasing  $L_g$  for  $L_g > 200 \text{ nm}$  and remained at an almost constant value of 9–10 GHz





FIG. 2. (a) DC and pulsed  $I_d$ – $V_d$  characteristics and (b) DC transfer characteristics at  $V_d = 10 \text{ V}$  of  $\text{Ga}_2\text{O}_3$  MOSFETs with  $L_g = 200 \text{ nm}$ . In the pulse measurement, the off-state quiescent  $V_d$  and  $V_g$  were set at 10 V and  $-26 \text{ V}$ , respectively. The pulse width and period were  $100 \mu\text{s}$  and  $100 \text{ ms}$ , respectively.



**FIG. 3.** RF small-signal characteristics of Ga<sub>2</sub>O<sub>3</sub> MOSFETs with (a)  $L_g = 80$  nm ( $V_d = 10$  V,  $V_g = -21$  V) and (b)  $L_g = 200$  nm ( $V_d = 10$  V,  $V_g = -20$  V).

for  $L_g < 200$  nm. However, the  $f_{\max}$  increased inversely proportional to the  $L_g$  for  $L_g > 200$  nm, which was similar to the  $f_T$ , peaked at  $L_g = 200$  nm, and decreased sharply with decreasing  $L_g$  for  $L_g < 200$  nm. It can be considered that the degradations of  $f_T$  and  $f_{\max}$

at  $L_g < 200$  nm were mainly due to insufficient suppression of the short-channel effect.


RF gate-to-source and gate-to-drain capacitances ( $C_{gs}$  and  $C_{gd}$ ), and  $g_m$  and drain conductances ( $g_d$ ) are plotted as a function of  $L_g$  in Figs. 4(c) and 4(d), respectively. Those were calculated using the S-parameters at 3 GHz. In the S-parameter measurements, the  $V_d$  was fixed at 10 V, and the  $V_g$  for each  $L_g$  was set at a value that the  $g_m$  peaked. Both the  $C_{gs}$  and  $C_{gd}$  gradually decreased with decreasing  $L_g$  over the entire range, indicating that the  $L_g$  were well controlled as designed. On the other hand, the  $g_m$  and  $g_d$  remained almost constant in the range of  $L_g > 200$  nm, and decreased and increased with decreasing  $L_g$  for  $L_g < 200$  nm, respectively. These behaviors were ones of the typical signatures of the short-channel effect.

In FET delay-time analysis,  $\tau_{\text{total}} (= 1/2\pi f_T)$  consists of three components: an intrinsic transit delay ( $\tau_{\text{in}}$ ), a drain delay ( $\tau_{\text{drain}}$ ), and a channel charging delay ( $\tau_{\text{charge}}$ ), which are associated with carrier transport across a region under the gate, carrier transport across the depletion region extended from the gate edge toward the drain, and an RC time constant, respectively,<sup>27</sup> and is given by


$$\tau_{\text{total}} = \frac{C_{gs} + C_{gd}}{g_m} + (R_s + R_d) \times \left[ C_{gd} + (C_{gs} + C_{gd}) \cdot \frac{g_d}{g_m} \right], \quad (1)$$

where  $R_s$  and  $R_d$  are the source and drain parasitic access resistances, respectively.<sup>28</sup>

Figure 5(a) plots the  $\tau_{\text{total}}$  of the MOSFETs with  $L_{s-d} = 2$   $\mu\text{m}$  as a function of  $L_g$ . The  $\tau_{\text{total}}$  linearly decreased with decreasing  $L_g$  in the range of  $L_g > 200$  nm and deviated from the linear fitting line for  $L_g < 200$  nm due to the short-channel effect. A  $v_e$  of  $2.1 \times 10^6$  cm/s was extracted from the slope of the fitting line in Fig. 5(a). Similar extractions were also performed for the devices with  $L_{s-d} = 3$  and 4  $\mu\text{m}$ , yielding  $v_e$  values of  $2.5 \times 10^6$  and  $1.9 \times 10^6$  cm/s, respectively. The extracted  $v_e$  corresponded to the average velocities of electrons traveling in the whole region under the gate, and the analyses were carried out for the FETs with a relatively large  $L_g$  of over 200 nm. Therefore, it can be considered that the transit time at the  $v_{\text{sat}}$  in the high electric-field region around the drain-side gate edge occupied a



**FIG. 4.**  $L_g$  dependences of (a)  $f_T$ , (b)  $f_{\max}$ , (c)  $C_{gs}$  and  $C_{gd}$ , and (d)  $g_m$  and  $g_d$  of Ga<sub>2</sub>O<sub>3</sub> MOSFETs.



**FIG. 5.** (a)  $L_g$  dependences of  $\tau_{\text{total}}$  for Ga<sub>2</sub>O<sub>3</sub> MOSFETs with  $L_{s-d} = 2$   $\mu\text{m}$ ; (b)  $\tau_{\text{drain}} + \tau_{\text{charge}}$  as a function of  $L_{s-d}$ .



small portion of the  $\tau_{\text{int}}$ ; therefore, the extracted  $\nu_e$  were rather reasonable values for the theoretical  $\nu_{\text{sat}}$  of  $1.0\text{--}1.5 \times 10^7$  cm/s.<sup>17</sup>

We subsequently analyzed a ratio of the  $\tau_{\text{charge}}$  in the  $\tau_{\text{total}}$ . As presented in Fig. 5(a), the vertical-axis intercept of the fitting line in the  $\tau_{\text{total}}$  vs  $L_g$  plot provides a sum of the  $\tau_{\text{drain}}$  and  $\tau_{\text{charge}}$  for the MOSFETs with  $L_{\text{s-d}} = 2 \mu\text{m}$ . The same analyses were also conducted for the devices with  $L_{\text{s-d}} = 3$  and  $4 \mu\text{m}$ . The estimated  $\tau_{\text{drain}} + \tau_{\text{charge}}$  values for  $L_{\text{s-d}} = 2, 3$ , and  $4 \mu\text{m}$  are plotted in Fig. 5(b). The  $\tau_{\text{drain}} + \tau_{\text{charge}}$  seems to increase roughly in proportion to  $L_{\text{s-d}}$ . It can be assumed in these analyses that the  $\tau_{\text{drain}}$  is almost constant, irrespective of  $L_{\text{s-d}}$ , and that the  $\tau_{\text{charge}}$  becomes a negligibly small value at  $L_{\text{s-d}} = 0 \mu\text{m}$ , since the  $R_c$  occupies a very small portion of the  $R_s$  and  $R_d$ . Therefore, these results indicate that the  $\tau_{\text{charge}}$  accounts for a considerable portion of the  $\tau_{\text{total}}$ . In fact, for the FET with  $L_g = 200$  nm and  $L_{\text{s-d}} = 2 \mu\text{m}$ , the  $\tau_{\text{charge}}$  was calculated to be  $\sim 4$  ps by substituting the experimental RF  $C_{\text{gs}}$ ,  $C_{\text{gd}}$ ,  $g_m$ , and  $g_d$  values plotted in Figs. 4(c) and 4(d), the  $R_s$  and  $R_d$  values of  $85 \Omega$  that were deduced from the channel  $R_{\text{sh}}$  ( $8 \text{ k}\Omega/\square$ ), and the source and drain  $R_c$  ( $0.5 \Omega\text{-mm}$ ) into the second term of Eq. (1). This value is one order of magnitude larger than those of high-frequency GaAs, InGaAs, and GaN FETs with the similarly dimensioned gates and structures.<sup>27,29–32</sup> From these analyses, the large  $\tau_{\text{charge}}$  was attributed to the large  $R_s$  and  $R_d$  owing to the high  $R_{\text{sh}}$ . Significant reduction in the access resistance is considered to be indispensable in improving high-frequency performance of  $\text{Ga}_2\text{O}_3$  MOSFETs, and self-aligned-gate FET structures would be one of the options.<sup>33</sup>

In conclusion, we fabricated highly scaled T-gate  $\text{Ga}_2\text{O}_3$  MOSFETs using a Si-ion implantation doping process. The MOSFETs exhibited remarkable DC and small-signal RF device characteristics, represented by a maximum  $I_d$  of  $250 \text{ mA/mm}$ , an  $f_T$  of  $10 \text{ GHz}$  ( $L_g = 80 \text{ nm}$ ), and an  $f_{\text{max}}$  of  $27 \text{ GHz}$  ( $L_g = 200 \text{ nm}$ ). However, enhancements of the  $f_T$  and  $f_{\text{max}}$  by decreasing the  $L_g$ , respectively, saturated and peaked at  $L_g \sim 200 \text{ nm}$  because the short-channel effect was not well suppressed for  $L_g < 200 \text{ nm}$ . Simple delay-time analysis extracted a  $\nu_e$  of about  $2 \times 10^6$  cm/s, which corresponds to  $L_g/\tau_{\text{int}}$ . Furthermore, the analysis revealed that a large portion of the  $\tau_{\text{total}}$  was occupied by the  $\tau_{\text{charge}}$  due to a high  $R_{\text{sh}}$  of the channel. These results indicate that the optimization and modification of the device structure, both to suppress the short-channel effect and to minimize access resistance, will be required to further improve the RF device characteristics by decreasing the  $L_g$  to a sub- $0.1\text{-}\mu\text{m}$  region.

This work was supported in part by the Strategic Information and Communications R&D Promotion Program (SCOPE) of the Ministry of Internal Affairs and Communications, Japan.

## DATA AVAILABILITY

The data that support the findings of this study are available within the article.

## REFERENCES

- T. Onuma, S. Saito, K. Sasaki, T. Masui, T. Yamaguchi, T. Honda, and M. Higashiwaki, *Jpn. J. Appl. Phys., Part 1* **54**, 112601 (2015).
- M. Higashiwaki and G. H. Jessen, *Appl. Phys. Lett.* **112**, 060401 (2018).
- K. Goto, K. Konishi, H. Murakami, Y. Kumagai, B. Monemar, M. Higashiwaki, A. Kuramata, and S. Yamakoshi, *Thin Solid Films* **666**, 182 (2018).
- K. D. Leedy, K. D. Chabak, V. Vasilyev, D. C. Look, K. Mahalingam, J. L. Brown, A. J. Green, C. T. Bowers, A. Crespo, D. B. Thomson, and G. H. Jessen, *APL Mater.* **6**, 101102 (2018).
- Z. Feng, A. F. M. A. U. Bhuiyan, M. R. Karim, and H. Zhao, *Appl. Phys. Lett.* **114**, 250601 (2019).
- E. G. Villora, K. Shimamura, Y. Yoshikawa, K. Aoki, and N. Ichinose, *J. Cryst. Growth* **270**, 420 (2004).
- H. Aida, K. Nishiguchi, H. Takeda, N. Aota, K. Sunakawa, and Y. Yaguchi, *Jpn. J. Appl. Phys., Part 1* **47**, 8506 (2008).
- K. Hoshikawa, E. Ohba, T. Kobayashi, J. Yanagisawa, C. Miyagawa, and Y. Nakamura, *J. Cryst. Growth* **447**, 36 (2016).
- A. Kuramata, K. Koshi, S. Watanabe, Y. Yamaoka, T. Masui, and S. Yamakoshi, *Jpn. J. Appl. Phys., Part 1* **55**, 1202A2 (2016).
- Z. Galazka, R. Uecker, D. Klimm, K. Irmscher, M. Naumann, M. Pietsch, A. Kwasniewski, R. Bertram, S. Ganschow, and M. Bickermann, *ECS J. Solid State Sci. Technol.* **6**, Q3007 (2017).
- K. Sasaki, A. Kuramata, T. Masui, E. G. Villora, K. Shimamura, and S. Yamakoshi, *Appl. Phys. Express* **5**, 035502 (2012).
- G. Wagner, M. Baldini, D. Gogova, M. Schmidbauer, R. Schewski, M. Albrecht, Z. Galazka, D. Klimm, and R. Fornari, *Phys. Status Solidi A* **211**, 27 (2014).
- H. Okumura, M. Kita, K. Sasaki, A. Kuramata, M. Higashiwaki, and J. S. Speck, *Appl. Phys. Express* **7**, 095501 (2014).
- H. Murakami, K. Nomura, K. Goto, K. Sasaki, K. Kawara, Q. T. Thieu, R. Togashi, Y. Kumagai, M. Higashiwaki, A. Kuramata, and S. Yamakoshi, *Appl. Phys. Express* **8**, 015503 (2015).
- S. Rafique, L. Han, M. J. Tadjer, J. A. Freitas, N. A. Mahadik, and H. Zhao, *Appl. Phys. Lett.* **108**, 182105 (2016).
- F. Alema, Y. Zhang, A. Osinsky, N. Valente, A. Mauze, T. Itoh, and J. S. Speck, *APL Mater.* **7**, 121110 (2019).
- K. Ghosh and U. Singiseti, *J. Appl. Phys.* **122**, 035702 (2017).
- A. J. Green, K. D. Chabak, M. Baldini, N. Moser, R. Gilbert, R. C. Fitch, G. Wagner, Z. Galazka, J. McCandless, A. Crespo, K. Leedy, and G. H. Jessen, *IEEE Electron Device Lett.* **38**, 790 (2017).
- K. D. Chabak, D. E. Walker, A. J. Green, A. Crespo, M. Lindquist, K. Leedy, S. Tetlak, R. Gilbert, N. A. Moser, and G. Jessen, in Proceedings of the 2018 IEEE MTT-S International Microwave Workshop Series on Advanced Materials and Processes for RF and THz Applications (IMWS-AMP) (2018).
- M. Singh, M. A. Casbon, M. J. Uren, J. W. Pomeroy, S. Dalcanele, S. Karboyan, P. J. Tasker, M. H. Wong, K. Sasaki, A. Kuramata, S. Yamakoshi, M. Higashiwaki, and M. Kuball, *IEEE Electron Device Lett.* **39**, 1572 (2018).
- Z. Xia, H. Xue, C. Joishi, J. McGlone, N. K. Kalarickal, S. H. Sohel, M. Brenner, A. Arehart, S. Ringel, S. Lodha, W. Lu, and S. Rajan, *IEEE Electron Device Lett.* **40**, 1052 (2019).
- N. A. Moser, T. Asel, K. J. Liddy, M. Lindquist, N. C. Miller, S. Mou, A. Neal, D. E. Walker, S. Tetlak, K. D. Leedy, G. H. Jessen, A. J. Green, and K. D. Chabak, *IEEE Electron Device Lett.* **41**, 989 (2020).
- M. Higashiwaki, K. Sasaki, M. H. Wong, T. Kamimura, D. Krishnamurthy, A. Kuramata, T. Masui, and S. Yamakoshi, in Technical Digest-International Electron Devices Meeting (2013), p. 28.7.1.
- M. H. Wong, A. Takeyama, T. Makino, T. Ohshima, K. Sasaki, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, *Appl. Phys. Lett.* **112**, 023503 (2018).
- K. Sasaki, M. Higashiwaki, A. Kuramata, T. Masui, and S. Yamakoshi, *Appl. Phys. Express* **6**, 086502 (2013).
- S. Kim, Y. Koh, and K. Seo, *Electron. Lett.* **43**, 895 (2007).
- N. Moll, M. R. Hueschen, and A. Fischer-Colbrie, *IEEE Trans. Electron Devices* **35**, 879 (1988).
- P. J. Tasker and B. Hughes, *IEEE Electron Device Lett.* **10**, 291 (1989).
- J. A. Adams, I. G. Thayne, S. P. Beaumont, C. D. W. Wilkinson, N. P. Johnson, A. H. Kean, and C. R. Stanley, *IEEE Electron Device Lett.* **14**, 85 (1993).
- T. Inoue, Y. Ando, K. Kasahara, Y. Okamoto, T. Nakayama, H. Miyamoto, and M. Kuzuhara, *IEICE Trans. Electron.* **E86-C**, 2065 (2003).
- Nidhi, T. Palacios, A. Chakraborty, S. Keller, and U. K. Mishra, *IEEE Electron Device Lett.* **27**, 877 (2006).
- D. S. Lee, Z. Liu, and T. Palacios, *Jpn. J. Appl. Phys., Part 1* **53**, 100212 (2014).
- K. J. Liddy, A. J. Green, N. S. Hendricks, E. R. Heller, N. A. Moser, K. D. Leedy, A. Popp, M. T. Lindquist, S. E. Tetlak, G. Wagner, K. D. Chabak, and G. H. Jessen, *Appl. Phys. Express* **12**, 126501 (2019).