```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
 6
     --use IEEE.NUMERIC STD.ALL;
 7
8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
11
     --use UNISIM. VComponents.all;
12
13
     entity encoder is
14
         Port (
15
                hex in : in STD LOGIC VECTOR (3 DOWNTO 0);
16
                a : out STD LOGIC;
17
                b : out STD LOGIC;
18
                c : out STD LOGIC;
19
                d : out STD LOGIC;
20
                e : out STD LOGIC;
21
                f : out STD LOGIC;
22
                g : out STD LOGIC
23
         );
24
    end encoder;
25
26
     architecture Behavioral of encoder is
27
28
          -- temporary signal to make our assignment of values (a through g) simpler
29
         signal seven seg : std logic vector(6 downto 0);
30
31
    begin
32
33
          --seven seg <= -- Enter your code to assign values for the entire 7 bits (a through
         g) based on the hex input
34
         process(hex in)
35
         begin
36
              case hex_in is
37
                  when "0000" => seven seg <= "1111110";</pre>
                  when "0001" => seven seg <= "0110000";</pre>
38
                  when "0010" => seven seg <= "1101101";</pre>
39
                  when "0011" => seven_seg <= "1111001";</pre>
40
41
42
                  when "0100" => seven seg <= "0110011";</pre>
                  when "0101" => seven seg <= "1011011";</pre>
43
                  when "0110" => seven seg <= "10111111";</pre>
44
45
                  when "0111" => seven seg <= "1110000";</pre>
46
                  when "1000" => seven seg <= "11111111";</pre>
47
                  when "1001" => seven seg <= "1111011";</pre>
48
                  when "1010" => seven seg <= "1110111";</pre>
49
50
                  when "1011" => seven seg <= "0011111";</pre>
51
52
                  when "1100" => seven seg <= "1001110";</pre>
                  when "1101" => seven seg <= "0111101";</pre>
53
                  when "1110" => seven seg <= "1001111";</pre>
54
                  when "1111" => seven seg <= "1000111";</pre>
55
57
                  when others => seven seg <= "0000000";</pre>
58
59
              end case;
60
         end process;
61
         -- Extract each individual bit and assign it to the 7 outputs
62
         a \leq= seven seg(6);
63
         b \leq seven seg(5);
64
         c \le seven seg(4);
65
         d \le seven seg(3);
```