```
______
    -- Company:
    -- Engineer:
3
4
5
    -- Create Date: 11/18/2017 01:22:39 PM
6
    -- Design Name:
7
    -- Module Name: top - Behavioral
8
    -- Project Name:
9
    -- Target Devices:
    -- Tool Versions:
10
11
    -- Description:
12
    __
13
    -- Dependencies:
14
15
    -- Revision:
16
    -- Revision 0.01 - File Created
17
    -- Additional Comments:
18
19
20
21
22
    library IEEE;
23
    use IEEE.STD_LOGIC_1164.ALL;
24
25
    -- Uncomment the following library declaration if using
26
    -- arithmetic functions with Signed or Unsigned values
27
    use IEEE.NUMERIC STD.ALL;
28
29
    --use IEEE.std logic arith.all;
30
    --use IEEE.std logic unsigned.all;
31
32
    -- Uncomment the following library declaration if instantiating
33
    -- any Xilinx leaf cells in this code.
34
    --library UNISIM;
35
    --use UNISIM.VComponents.all;
36
37
    entity top is
38
      Port (
39
            : in std logic vector(7 downto 0);
40
        btnR : in std logic;
41
        btnL : in std logic;
42
        clk : in std logic;
43
44
        seg : out std logic vector(6 downto 0);
45
             : out std_logic;
        dp
46
        an
             : out std logic vector(3 downto 0);
47
        led : out std_logic_vector(7 downto 0)
48
      );
49
    end top;
50
51
    architecture Behavioral of top is
52
53
        component encoder is
54
            Port (
55
                  hex in : in STD LOGIC VECTOR (3 DOWNTO 0);
56
                  a : out STD LOGIC;
                  b : out STD_LOGIC;
57
58
                  c : out STD_LOGIC;
59
                  d : out STD LOGIC;
60
                  e : out STD LOGIC;
61
                  f : out STD LOGIC;
62
                  g : out STD LOGIC
63
            );
64
        end component encoder;
65
66
```

```
component ssd muxer is
 68
               Port (
 69
                   a in
                               : in std logic vector(3 downto 0);
 70
                   b in
                               : in std logic vector(3 downto 0);
 71
                               : in std logic vector(3 downto 0);
                   c in
 72
                   d in
                               : in std logic vector(3 downto 0);
 73
                   e in
                               : in std logic vector(3 downto 0);
 74
                   f in
                               : in std logic vector(3 downto 0);
 75
                   g in
                               : in std logic vector(3 downto 0);
 76
                   decp0 in
                               : in std logic;
                               : in std logic;
 77
                   decp1 in
                   decp2_in
 78
                               : in std_logic;
                               : in std_logic;
 79
                   decp3_in
 80
                               : out std logic vector(6 downto 0);
                   seg out
 81
                               : out std logic;
                   dp out
 82
                   an out
                               : out std logic vector(3 downto 0);
 83
                   clk
                               : in STD LOGIC
 84
               );
 85
           end component ssd muxer;
 86
           signal a_in, b_in, c_in, d_in, e_in, f_in, g_in : std_logic_vector(3 downto 0) :=
           "0000";
 87
 88
           component debounce is
 89
             Port (
 90
                  CLK 100M : in std_logic;
 91
                            : in std logic;
 92
                  sglPulse : out std logic;
 93
                            : out std logic);
 94
           end component debounce;
 95
           signal sglPulse : std logic vector(2 downto 0);
 96
           signal Sig : std logic vector(2 downto 0);
 97
 98
           signal accum : std logic vector(7 downto 0);
 99
100
           --signal hundreds, tens, ones : unsigned(7 downto 0);
101
102
           --signal bcd : std logic vector(11 downto 0) := "00";
103
104
      begin
105
106
           led <= sw;</pre>
107
108
           DEBR: debounce port map (
109
               CLK 100M \Longrightarrow clk,
110
               SW => btnR,
111
               sglPulse => sglPulse(0),
112
               Sig \Rightarrow Sig(0)
113
           );
114
115
           DEBL: debounce port map (
116
               CLK 100M => clk,
               SW => btnL,
117
118
               sglPulse => sglPulse(1),
119
               Sig \Rightarrow Sig(1)
120
           );
121
122
           -- set up all the connectors
123
           -- A true master starts at 0 (who am I kidding?)
124
           ENCO: encoder port map (
125
               hex in => accum(3 downto 0),
126
               a \Rightarrow a in(0),
127
               b \Rightarrow b in(0),
128
               c \Rightarrow c in(0),
129
               d \Rightarrow d in(0),
               e => e^{-in(0)},
130
131
               f \Rightarrow f in(0),
```

```
132
                g \Rightarrow g in(0)
133
            );
134
135
            ENC1: encoder port map (
136
                hex in => accum(7 downto 4),
137
                a => a in(1),
138
                b \Rightarrow b in(1),
139
                c \Rightarrow c in(1),
140
                d \Rightarrow d in(1),
141
                e => e_{in(1)},
                f => f^{-}in(1),
142
143
                g \Rightarrow g_{in}(1)
144
            );
145
146
              ENC2: encoder port map (
147
       __
                  hex in \Rightarrow bcd(3 downto 0),
148
       __
                   a \Rightarrow a in(0),
149
       __
                   b \Rightarrow b in(0)
150
                   c \Rightarrow c in(0),
151
                   d \Rightarrow d in(0),
152
                   e => e in(0),
153
       ___
                  f \Rightarrow f in(0),
154
                   g \Rightarrow g_{in}(0)
155
              );
156
157
            a in(2) <= '0';
158
           b in(2) \leq '0';
159
            c in(2) \le '0';
            d in(2) \le '0';
160
            e_in(2) <= '0';
161
            f in (2) <= '0';
162
            --g in(2) <= '0';
163
            a_in(3) <= '0';
164
           b_{in}(3) \le '0';
165
166
            c_{in}(3) \le '0';
167
            d in(3) \le '0';
168
            e_{in}(3) \le '0';
169
            f in(3) \le '0';
            g_{in}(3) \le '0';
170
171
172
173
           MUX: ssd muxer port map (
174
                a in => a in,
175
                b in \Rightarrow b in,
176
                c_in => c_in,
177
                d in => d in,
178
                e_in => e_in,
179
                f in => f in,
180
                g in \Rightarrow g in,
181
                decp0 in => '0',
182
                decp1 in => '0',
183
                decp2 in => '0',
184
185
                decp3 in \Rightarrow '0',
186
187
                seg out => seg,
188
                dp out \Rightarrow dp,
189
                an out => an,
190
191
                clk => clk
192
            );
193
194
            --bcd <= conv std logic vector(hundreds, 4) & conv std logic vector(tens, 4) &
            conv_std_logic_vector(ones, 4);
195
196
            LOGIC: process (accum, sw, Sig)
```

```
variable counter : unsigned(3 downto 0) := "0000";
197
198
              variable temp
                               : std logic vector(7 downto 0) := "00000000";
199
          begin
200
              if (Sig(1) = '1') then -- if we hit the accumulate button (button left)
201
                  if (sw(7) = '1') then -- we got a negative value from out switches
202
                       for counter in 0 to 7 loop
203
                           if (sw(counter) = '0') then
204
                               temp(counter) := '1';
205
                           else
206
                               temp(counter) := '0';
207
                           end if;
208
                       end loop;
209
                       accum <= std logic vector(unsigned(temp) + 1); -- convert to insiged so</pre>
                       we can use + overload
210
                       g in(2) <= '1';
211
                  else -- not negative
212
                       accum <= sw;
213
                       g in(2) <= '0';
214
                  end if;
215
              else
216
                  accum <= accum; -- store old value</pre>
217
              end if;
218
219
              if (Sig(0) = '1') then -- if Sig 2 is on then we want to reset the accum
220
                  accum <= "00000000";
221
                  g_in(2) <= '0';
222
              end if;
223
          end process LOGIC;
224
225
226
      end Behavioral;
227
```