```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
 6
     --use IEEE.NUMERIC STD.ALL;
 7
8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
11
     --use UNISIM. VComponents.all;
12
13
     entity encoder is
14
         Port (
15
                hex in : in STD LOGIC VECTOR (3 DOWNTO 0);
16
                a : out STD LOGIC;
17
                b : out STD LOGIC;
18
                c : out STD LOGIC;
19
                d : out STD LOGIC;
20
                e : out STD LOGIC;
21
                f : out STD LOGIC;
22
                g : out STD LOGIC
23
         );
24
    end encoder;
25
26
     architecture Behavioral of encoder is
27
28
          -- temporary signal to make our assignment of values (a through g) simpler
29
         signal seven seg : std logic vector(6 downto 0);
30
31
    begin
32
33
          --seven seg <= -- Enter your code to assign values for the entire 7 bits (a through
         g) based on the hex input
34
         process(hex in)
35
         begin
36
              case hex_in is
37
                  when "0000" => seven seg <= "1111110";</pre>
                  when "0001" => seven seg <= "0110000";</pre>
38
                  when "0010" => seven seg <= "1101101";</pre>
39
                  when "0011" => seven_seg <= "1111001";</pre>
40
41
42
                  when "0100" => seven seg <= "0110011";</pre>
                  when "0101" => seven seg <= "1011011";</pre>
43
                  when "0110" => seven seg <= "10111111";</pre>
44
45
                  when "0111" => seven seg <= "1110000";</pre>
46
                  when "1000" => seven seg <= "11111111";</pre>
47
                  when "1001" => seven seg <= "1111011";</pre>
48
                  when "1010" => seven seg <= "1110111";</pre>
49
50
                  when "1011" => seven seg <= "0011111";</pre>
51
52
                  when "1100" => seven seg <= "1001110";</pre>
                  when "1101" => seven seg <= "0111101";</pre>
53
                  when "1110" => seven seg <= "1001111";</pre>
54
                  when "1111" => seven seg <= "1000111";</pre>
55
57
                  when others => seven seg <= "0000000";</pre>
58
59
              end case;
60
         end process;
61
         -- Extract each individual bit and assign it to the 7 outputs
62
         a \leq= seven seg(6);
63
         b \leq seven seg(5);
64
         c \le seven seg(4);
65
         d \le seven seg(3);
```

```
-- Company:
 3
    -- Engineer:
 4
 5
    -- Create Date: 11/16/2017 02:45:02 PM
 6
    -- Design Name:
 7
    -- Module Name: top - Behavioral
    -- Project Name:
 9
    -- Target Devices:
10
    -- Tool Versions:
11
    -- Description:
12
     __
13
     -- Dependencies:
14
15
    -- Revision:
16
    -- Revision 0.01 - File Created
17
    -- Additional Comments:
18
19
20
21
22
     library IEEE;
23
    use IEEE.STD_LOGIC_1164.ALL;
24
25
    -- Uncomment the following library declaration if using
26
    -- arithmetic functions with Signed or Unsigned values
27
    --use IEEE.NUMERIC STD.ALL;
28
29
    -- Uncomment the following library declaration if instantiating
30
    -- any Xilinx leaf cells in this code.
31
     --library UNISIM;
32
     --use UNISIM.VComponents.all;
33
34
     entity top is
35
       Port (
36
              sw : in std logic vector(15 downto 0);
              clk : in std_logic;
37
38
              seg : out std logic vector(6 downto 0);
39
              dp : out std logic;
40
              an : out std logic vector(3 downto 0);
41
              led : out std logic vector(15 downto 0) );
42
     end top;
43
44
     architecture Behavioral of top is
45
         component ssd muxer is
46
             Port (
47
                 a_in
                           : in std_logic_vector(3 downto 0);
48
                 b in
                           : in std logic vector(3 downto 0);
                 c in
49
                           : in std logic vector(3 downto 0);
                 d in
50
                           : in std logic vector(3 downto 0);
51
                 e in
                           : in std logic vector(3 downto 0);
                           : in std logic vector(3 downto 0);
52
                 f in
                           : in std logic_vector(3 downto 0);
53
                 g in
                 decp0 in : in std logic;
54
                           : in std_logic;
                 decp1_in decp2_in
55
                            : in std logic;
56
57
                 decp3 in : in std logic;
58
                 seg_out : out std_logic_vector(6 downto 0);
59
                 dp out
                           : out std_logic;
60
                          : out std logic vector(3 downto 0);
                 an out
61
                 clk
                           : in STD LOGIC
62
             );
63
         end component;
64
         signal a in, b in, c in, d in, e in, f in, g in : std logic vector(3 downto 0);
         signal seg out : std logic vector(6 downto 0);
65
66
         signal dp out : std logic;
```

```
signal an out : std logic vector(3 downto 0);
 68
 69
           component encoder
 70
                Port (
 71
                       hex in : in STD LOGIC VECTOR (3 DOWNTO 0);
 72
                               : out STD LOGIC;
 73
                               : out STD LOGIC;
 74
                               : out STD LOGIC;
                       C
 75
                       d
                               : out STD LOGIC;
 76
                               : out STD LOGIC;
                       е
 77
                       f
                               : out STD LOGIC;
 78
                                : out STD LOGIC
 79
                );
 80
           end component;
 81
 82
            -- signal st, ed : integer := 0;
 83
 84
      begin
 85
           seg <= seg_out;</pre>
 86
           dp <= dp out;</pre>
 87
           an <= an out;
 88
           led \leq sw;
 89
 90
           SSD MUX: ssd muxer port map (
 91
                a in => a in,
 92
                b in => b in,
 93
                c in \Rightarrow c in,
 94
                d in \Rightarrow d in,
 95
                e in \Rightarrow e in,
 96
                f in \Rightarrow f in,
 97
                g in \Rightarrow g in,
 98
 99
                decp0 in => '0',
100
                decp1_in => '0'
101
                decp2_in => '0',
102
                decp3 in => '0',
103
104
                seg out => seg out,
105
                dp out => dp out,
106
                an out => an out,
107
108
                clk => clk
109
           );
110
111
                   -- https://www.ics.uci.edu/~jmoorkan/vhdlref/generate.html
112
              REG ENC: for I in 0 to 3 generate
113
       https://stackoverflow.com/questions/10375858/how-to-slice-an-std-logic-vector-in-vhdl
114
                  REG PMP: encoder port map(
115
                       hex in => sw((I * 4) downto(((I + 1)) * 4 - 1)),
116
                       a \Rightarrow a in(I),
                       b \Rightarrow b^{-}in(I),
117
118
                       c \Rightarrow c in(I),
                       d \Rightarrow d in(I),
119
120
                       e \Rightarrow e in(I),
121
       __
                       f \Rightarrow f in(I),
122
                       g \Rightarrow g in(I)
123
                  );
124
              end generate;
125
126
127
           REGE1: encoder port map(
128
                hex in \Rightarrow sw(15 downto 12),
129
                a \Rightarrow a in(3),
                b => b in(3),
130
131
                c \Rightarrow c in(3),
```

```
132
                   d \Rightarrow d in(3),
133
                   e => e_{in(3)},
                   f => f_{in(3)},
134
135
                   g \Rightarrow g in(3)
136
             );
137
138
             REGE2: encoder port map (
139
                   hex in \Rightarrow sw(11 downto 8),
140
                   a => a_{in}(2),
141
                   b => b^{-}in(2),
                   c => c_in(2),
d => d_in(2),
e => e_in(2),
142
143
144
145
                   f \Rightarrow f_{in(2)},
146
                   g \Rightarrow g_{in}(2)
147
             );
148
149
             REGE3: encoder port map (
150
                   hex_in \Rightarrow sw(7 downto 4),
151
                   a = a_{in}(1),
152
                   b \implies b in(1),
                   c => c_in(1),
d => d_in(1),
153
154
155
                   e => e_{in(1)},
156
                   f => f_{in(1)},
157
                   g \Rightarrow g_{in}(1)
158
             );
159
160
             REGE4: encoder port map (
161
                   hex in \Rightarrow sw(3 downto 0),
                   a = \overline{>} a in(0),
162
163
                   b \Rightarrow b in(0),
                   c => c_in(0),
d => d_in(0),
164
165
166
                   e => e_{in(0)},
167
                   f \Rightarrow f in(0),
168
                   g \Rightarrow g_{in}(0)
169
             );
170
171
        end Behavioral;
172
```

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
 6
     --use IEEE.NUMERIC STD.ALL;
 7
 8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
11
     --use UNISIM.VComponents.all;
12
13
     entity top tb is
     -- Port ( );
14
15
     end top tb;
16
17
     architecture Behavioral of top tb is
18
19
         --this entity needs to be defined in your top.vhd file
20
         component top is
21
         Port (
22
                      : in STD LOGIC VECTOR (15 downto 0);
             SW
23
                      : out std_logic_vector(6 downto 0);
             seg
24
                      : out std_logic;
25
                      : out std_logic_vector(3 downto 0);
             an
26
             led
                      : out STD_LOGIC_VECTOR (15 downto 0);
27
             clk
                      : in std logic
28
         );
29
         end component;
30
31
         --clock period. Set to 100 MHz here
32
         constant clk per : time := 10ns;
33
34
         --signals to do the binding to the "top" entity
35
                          : std_logic_vector(15 downto 0);
         signal sw
36
                          : std logic vector(6 downto 0);
         signal seg
37
                          : std_logic;
         signal dp
38
         signal an
                          : std logic vector(3 downto 0);
39
                         : STD LOGIC VECTOR (15 downto 0);
         signal led
40
         signal clk
                         : std logic := '0';
41
42
         --signal counter : unsigned(15 downto 0) := '00000000000000000';
43
   begin
44
45
         uut: top port map (
46
             SW
                   => sw,
47
             sea
                   => seg,
48
             dp
                    => dp,
49
             an
                    => an,
50
             led
                   => led,
51
             clk
                    => clk
52
         );
53
54
         --add code here to test your outputs for correct operation (change the value of "sw")
55
         --only needs code to be added in simulation, not in the final file to be uploaded
         to the FPGA
56
         --this is step 7 and 8 in Part 1
57
58
         sw proc: process
59
         begin
60
             sw \le x"7b10";
61
             wait for clk per;
62
         end process sw proc;
63
64
         --clock process, high and low for half the clock period
65
         clk proc: process
```

```
______
    -- Company:
    -- Engineer:
3
4
5
    -- Create Date: 11/18/2017 01:22:39 PM
6
    -- Design Name:
7
    -- Module Name: top - Behavioral
8
    -- Project Name:
9
    -- Target Devices:
    -- Tool Versions:
10
11
    -- Description:
12
    __
13
    -- Dependencies:
14
15
    -- Revision:
16
    -- Revision 0.01 - File Created
17
    -- Additional Comments:
18
19
20
21
22
    library IEEE;
23
    use IEEE.STD_LOGIC_1164.ALL;
24
25
    -- Uncomment the following library declaration if using
26
    -- arithmetic functions with Signed or Unsigned values
27
    use IEEE.NUMERIC STD.ALL;
28
29
    --use IEEE.std logic arith.all;
30
    --use IEEE.std logic unsigned.all;
31
32
    -- Uncomment the following library declaration if instantiating
33
    -- any Xilinx leaf cells in this code.
34
    --library UNISIM;
35
    --use UNISIM.VComponents.all;
36
37
    entity top is
38
      Port (
39
            : in std logic vector(7 downto 0);
40
        btnR : in std logic;
41
        btnL : in std logic;
42
        clk : in std logic;
43
44
        seg : out std logic vector(6 downto 0);
45
             : out std_logic;
        dp
46
        an
             : out std logic vector(3 downto 0);
47
        led : out std_logic_vector(7 downto 0)
48
      );
49
    end top;
50
51
    architecture Behavioral of top is
52
53
        component encoder is
54
            Port (
55
                  hex in : in STD LOGIC VECTOR (3 DOWNTO 0);
56
                  a : out STD LOGIC;
                  b : out STD_LOGIC;
57
58
                  c : out STD_LOGIC;
59
                  d : out STD LOGIC;
60
                  e : out STD LOGIC;
61
                  f : out STD LOGIC;
62
                  g : out STD LOGIC
63
            );
64
        end component encoder;
65
66
```

```
component ssd muxer is
 68
               Port (
 69
                   a in
                               : in std logic vector(3 downto 0);
 70
                   b in
                               : in std logic vector(3 downto 0);
 71
                               : in std logic vector(3 downto 0);
                   c in
 72
                   d in
                               : in std logic vector(3 downto 0);
 73
                   e in
                               : in std logic vector(3 downto 0);
 74
                   f in
                               : in std logic vector(3 downto 0);
 75
                   g in
                               : in std logic vector(3 downto 0);
 76
                   decp0 in
                               : in std logic;
                               : in std logic;
 77
                   decp1 in
                   decp2_in
 78
                               : in std_logic;
                               : in std_logic;
 79
                   decp3_in
 80
                               : out std logic vector(6 downto 0);
                   seg out
 81
                               : out std logic;
                   dp out
 82
                   an out
                               : out std logic vector(3 downto 0);
 83
                   clk
                               : in STD LOGIC
 84
               );
 85
           end component ssd muxer;
 86
           signal a_in, b_in, c_in, d_in, e_in, f_in, g_in : std_logic_vector(3 downto 0) :=
           "0000";
 87
 88
           component debounce is
 89
             Port (
 90
                  CLK 100M : in std_logic;
 91
                            : in std logic;
 92
                  sglPulse : out std logic;
 93
                            : out std logic);
 94
           end component debounce;
 95
           signal sglPulse : std logic vector(2 downto 0);
 96
           signal Sig : std logic vector(2 downto 0);
 97
 98
           signal accum : std logic vector(7 downto 0);
 99
100
           --signal hundreds, tens, ones : unsigned(7 downto 0);
101
102
           --signal bcd : std logic vector(11 downto 0) := "00";
103
104
      begin
105
106
           led <= sw;</pre>
107
108
           DEBR: debounce port map (
109
               CLK 100M \Longrightarrow clk,
110
               SW => btnR,
111
               sglPulse => sglPulse(0),
112
               Sig \Rightarrow Sig(0)
113
           );
114
115
           DEBL: debounce port map (
116
               CLK 100M => clk,
               SW => btnL,
117
118
               sglPulse => sglPulse(1),
119
               Sig \Rightarrow Sig(1)
120
           );
121
122
           -- set up all the connectors
123
           -- A true master starts at 0 (who am I kidding?)
124
           ENCO: encoder port map (
125
               hex in => accum(3 downto 0),
126
               a \Rightarrow a in(0),
127
               b \Rightarrow b in(0),
128
               c \Rightarrow c in(0),
129
               d \Rightarrow d in(0),
               e => e^{-in(0)},
130
131
               f \Rightarrow f in(0),
```

```
132
                g \Rightarrow g in(0)
133
            );
134
135
           ENC1: encoder port map (
136
                hex in => accum(7 downto 4),
137
                a => a in(1),
138
                b \implies b in(1),
139
                c \Rightarrow c in(1),
140
                d \Rightarrow d in(1),
141
                e => e_{in(1)},
                f => f^{-}in(1),
142
143
                g \Rightarrow g_{in}(1)
144
           );
145
146
              ENC2: encoder port map (
147
       __
                  hex in \Rightarrow bcd(3 downto 0),
148
       __
                   a \Rightarrow a in(0),
149
       __
                  b \Rightarrow b in(0)
150
                   c \Rightarrow c in(0),
151
                   d \Rightarrow d in(0),
152
                   e => e in(0),
153
       ___
                  f \Rightarrow f in(0),
154
                   g \Rightarrow g_{in}(0)
155
              );
156
157
            a in(2) <= '0';
158
           b in(2) \leq '0';
159
            c in(2) \le '0';
           d in(2) \le '0';
160
            e_in(2) <= '0';
161
            f in (2) <= '0';
162
           --g in(2) <= '0';
163
            a_in(3) <= '0';
164
           b_{in}(3) \le '0';
165
166
           c_{in}(3) \le '0';
167
            d in(3) \le '0';
168
            e_{in}(3) \le '0';
169
            f in(3) \le '0';
            g_in(3) <= '0';
170
171
172
173
           MUX: ssd muxer port map (
174
                a in => a in,
175
                b in \Rightarrow b in,
176
                c_in => c_in,
177
                d in => d in,
178
                e_in => e_in,
179
                f in => f in,
180
                g in \Rightarrow g in,
181
                decp0 in => '0',
182
                decp1 in => '0',
183
                decp2 in => '0',
184
185
                decp3 in \Rightarrow '0',
186
187
                seg out => seg,
188
                dp out \Rightarrow dp,
189
                an out => an,
190
191
                clk => clk
192
            );
193
194
            --bcd <= conv std logic vector(hundreds, 4) & conv std logic vector(tens, 4) &
            conv_std_logic_vector(ones, 4);
195
196
            LOGIC: process (accum, sw, Sig)
```

```
variable counter : unsigned(3 downto 0) := "0000";
197
198
              variable temp
                               : std logic vector(7 downto 0) := "00000000";
199
          begin
200
              if (Sig(1) = '1') then -- if we hit the accumulate button (button left)
201
                  if (sw(7) = '1') then -- we got a negative value from out switches
202
                       for counter in 0 to 7 loop
203
                           if (sw(counter) = '0') then
204
                               temp(counter) := '1';
205
                           else
206
                               temp(counter) := '0';
207
                           end if;
208
                       end loop;
209
                       accum <= std logic vector(unsigned(temp) + 1); -- convert to insiged so</pre>
                       we can use + overload
210
                       g in(2) <= '1';
211
                  else -- not negative
212
                       accum <= sw;
213
                       g in(2) <= '0';
214
                  end if;
215
              else
216
                  accum <= accum; -- store old value</pre>
217
              end if;
218
219
              if (Sig(0) = '1') then -- if Sig 2 is on then we want to reset the accum
220
                  accum <= "00000000";
221
                  g_in(2) <= '0';
222
              end if;
223
          end process LOGIC;
224
225
226
      end Behavioral;
227
```

```
______
    -- Company:
3
    -- Engineer:
4
5
    -- Create Date: 11/30/2017 07:17:01 PM
6
    -- Design Name:
7
    -- Module Name: top - Behavioral
    -- Project Name:
9
    -- Target Devices:
10
    -- Tool Versions:
    -- Description:
11
12
    __
13
    -- Dependencies:
14
    -- Revision:
15
16
    -- Revision 0.01 - File Created
17
    -- Additional Comments:
18
19
20
21
22
    library IEEE;
23
    use IEEE.STD LOGIC 1164.ALL;
24
25
    -- Uncomment the following library declaration if using
26
    -- arithmetic functions with Signed or Unsigned values
27
    --use IEEE.NUMERIC STD.ALL;
28
29
    -- Uncomment the following library declaration if instantiating
30
    -- any Xilinx leaf cells in this code.
31
    --library UNISIM;
32
    --use UNISIM.VComponents.all;
33
34
    entity top is
      Port (
35
36
        SW
            : in std logic vector(7 downto 0);
37
        btnR : in std_logic;
        btnL : in std logic;
38
39
        clk : in std logic;
40
41
        led : out std_logic_vector(15 downto 0)
42
      );
43
    end top;
44
45
    architecture Behavioral of top is
46
        component debounce is
47
            Port (
48
                   CLK 100M : in std_logic;
49
                   SW : in std logic;
50
                   sqlPulse : out std logic;
51
                          : out std logic
52
            );
53
        end component;
54
        signal reset, test : std logic := '0';
55
56
        signal value : std logic vector(7 downto 0);
57
58
   begin
59
60
        DEBL: debounce port map (
61
            CLK 100M => clk,
62
            SW => btnL,
63
            sglPulse => open,
64
            Sig => test
65
        );
66
```

```
DEBR: debounce port map (
 68
               CLK 100M => clk,
 69
               SW => btnR,
 70
               sglPulse => open,
 71
               Sig => reset
 72
           );
 73
 74
            test <= btnL;
 75
            reset <= btnR;
 76
 77
           --led(15) <= '0';
 78
           led(14) <= '0';</pre>
 79
           led(13) <= '0';
 80
           led(12) <= '0';</pre>
           led(11) <= '0';</pre>
 81
           led(10) <= '0';</pre>
 82
 83
           led(9) <= '0';
 84
           led(8) <= '0';
 85
           led(7) \le sw(7);
 86
           led(6) \le sw(6);
 87
           led(5) \le sw(5);
 88
           led(4) \le sw(4);
 89
           led(3) \le sw(3);
 90
           led(2) \le sw(2);
 91
           led(1) \le sw(1);
 92
           led(0) \le sw(0);
 93
 94
           GUESS: process (test)
 95
               variable led 15 : std logic := '0';
 96
           begin
 97
               if (reset = '1') then
 98
                    value <= sw;</pre>
 99
                    led 15 := '0';
100
               end if;
101
102
               if (test = '1') then
103
                    if (value = sw) then
104
                        led 15 := '1';
105
                    else
                        led 15 := '0';
106
107
                    end if;
108
109
                    value <= value;</pre>
110
               end if;
111
112
               led(15) \le led(15;
113
           end process GUESS;
114
115
      end Behavioral;
116
```