```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
 6
     --use IEEE.NUMERIC STD.ALL;
 7
 8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
11
     --use UNISIM.VComponents.all;
12
13
     entity top tb is
     -- Port ( );
14
15
     end top tb;
16
17
     architecture Behavioral of top tb is
18
19
         --this entity needs to be defined in your top.vhd file
20
         component top is
21
         Port (
22
                      : in STD LOGIC VECTOR (15 downto 0);
             SW
23
                      : out std_logic_vector(6 downto 0);
             seg
24
                      : out std_logic;
25
                      : out std_logic_vector(3 downto 0);
             an
26
             led
                      : out STD_LOGIC_VECTOR (15 downto 0);
27
             clk
                      : in std logic
28
         );
29
         end component;
30
31
         --clock period. Set to 100 MHz here
32
         constant clk per : time := 10ns;
33
34
         --signals to do the binding to the "top" entity
35
                          : std_logic_vector(15 downto 0);
         signal sw
36
                          : std logic vector(6 downto 0);
         signal seg
37
                          : std_logic;
         signal dp
38
         signal an
                          : std logic vector(3 downto 0);
39
                         : STD LOGIC VECTOR (15 downto 0);
         signal led
40
         signal clk
                         : std logic := '0';
41
42
         --signal counter : unsigned(15 downto 0) := '00000000000000000';
43
   begin
44
45
         uut: top port map (
46
             SW
                   => sw,
47
             sea
                   => seg,
48
             dp
                    => dp,
49
             an
                    => an,
50
             led
                   => led,
51
             clk
                    => clk
52
         );
53
54
         --add code here to test your outputs for correct operation (change the value of "sw")
55
         --only needs code to be added in simulation, not in the final file to be uploaded
         to the FPGA
56
         --this is step 7 and 8 in Part 1
57
58
         sw proc: process
59
         begin
60
             sw \le x"7b10";
61
             wait for clk per;
62
         end process sw proc;
63
64
         --clock process, high and low for half the clock period
65
         clk proc: process
```

```
66     begin
67          wait for clk_per;
68          clk <= not(clk);
69
70          -- counter <= counter + 1;
71          end process clk_proc;
72
73     end Behavioral;</pre>
```