

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  -- Uncomment the following library declaration if using
5  -- arithmetic functions with Signed or Unsigned values
6  --use IEEE.NUMERIC_STD.ALL;
7
8  -- Uncomment the following library declaration if instantiating
9  -- any Xilinx leaf cells in this code.
10 --library UNISIM;
11 --use UNISIM.VComponents.all;
12
13 entity encoder is
14     Port (
15         hex_in : in STD_LOGIC_VECTOR(3 DOWNTO 0);
16         a : out STD_LOGIC;
17         b : out STD_LOGIC;
18         c : out STD_LOGIC;
19         d : out STD_LOGIC;
20         e : out STD_LOGIC;
21         f : out STD_LOGIC;
22         g : out STD_LOGIC
23     );
24 end encoder;
25
26 architecture Behavioral of encoder is
27
28     -- temporary signal to make our assignment of values (a through g) simpler
29     signal seven_seg : std_logic_vector(6 downto 0);
30
31 begin
32
33     --seven_seg <= -- Enter your code to assign values for the entire 7 bits (a through
34     g) based on the hex input
35     process(hex_in)
36     begin
37         case hex_in is
38             when "0000" => seven_seg <= "1111110";
39             when "0001" => seven_seg <= "0110000";
40             when "0010" => seven_seg <= "1101101";
41             when "0011" => seven_seg <= "1111001";
42
43             when "0100" => seven_seg <= "0110011";
44             when "0101" => seven_seg <= "1011011";
45             when "0110" => seven_seg <= "1011111";
46             when "0111" => seven_seg <= "1110000";
47
48             when "1000" => seven_seg <= "1111111";
49             when "1001" => seven_seg <= "1111011";
50             when "1010" => seven_seg <= "1110111";
51             when "1011" => seven_seg <= "0011111";
52
53             when "1100" => seven_seg <= "1001110";
54             when "1101" => seven_seg <= "0111101";
55             when "1110" => seven_seg <= "1001111";
56             when "1111" => seven_seg <= "1000111";
57
58             when others => seven_seg <= "0000000";
59
60         end case;
61     end process;
62
63     -- Extract each individual bit and assign it to the 7 outputs
64     a <= seven_seg(6);
65     b <= seven_seg(5);
66     c <= seven_seg(4);
67     d <= seven_seg(3);

```

```
66     e <= seven_seg(2) ;
67     f <= seven_seg(1) ;
68     g <= seven_seg(0) ;
69
70     end Behavioral;
71
```