```
library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC STD.ALL;
 6
 7
8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
     --use UNISIM.VComponents.all;
11
12
13
     entity task1 is
14
         Port ( a : in STD_LOGIC;
15
                b : in STD_LOGIC;
16
                y : out STD LOGIC);
17
     end task1;
18
19
20
     architecture Behavioral of task1 is
21
22
    begin
23
24
     -- Enter your code here.
25
         y <= a and b; -- get a and b and store it in y
26
27
     end Behavioral;
```

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
 6
     use IEEE.NUMERIC STD.ALL;
 7
 8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
11
     --use UNISIM.VComponents.all;
12
13
     entity task1 tb is
14
     -- Port ( );
15
     end task1 tb;
16
17
     architecture Behavioral of task1 tb is
18
19
         --declaring the component
20
         component task1
21
             Port (
22
                a : in STD LOGIC;
23
                b : in STD LOGIC;
24
                y : out STD LOGIC);
25
         end component;
26
27
         --declaring the signals needed
28
         -- these a, b, and y signals are different from the
29
         --internal ones of the component
30
         signal a, b, y : std_logic;
31
32
         --signal to assign values to a and b
33
         signal counter : unsigned(1 downto 0) := "00";
34
35
    begin
36
         -- component assignment
37
         uut: task1 port map(
38
             a \Rightarrow a
39
             b \Rightarrow b
40
             y => y
41
         );
42
43
         --assign a (bit 1) and b (bit 0) to the counter bits so that
44
         --all possible inputs are tested
45
         --Enter your code
46
         a <= counter(0);</pre>
47
         b <= counter(1);</pre>
48
49
         --increments the counter using a process
50
         --use a 20ns delay between each combination
51
         --Enter your code here
52
         tb : process is
53
         begin
54
             wait for 20ns;
55
             counter <= counter + 1;</pre>
56
         end process tb;
57
58
     end Behavioral;
```

```
library IEEE;
     use IEEE.STD_LOGIC_1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC STD.ALL;
 6
 7
8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
     --library UNISIM;
10
     --use UNISIM.VComponents.all;
11
12
13
     entity task2 is
14
         Port (
15
                   : in STD LOGIC;
16
                b : in STD LOGIC;
17
                cin : in STD LOGIC;
18
                sum : out STD LOGIC;
19
                cout: out STD_LOGIC);
20
     end task2;
21
22
     architecture Behavioral of task2 is
23
24
    begin
25
26
     -- Enter your code here
27
         sum <= a xor b xor cin;</pre>
28
         cout <= (a and b) or (a and cin) or (b and cin);</pre>
29
30
     end Behavioral;
```

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
 6
     use IEEE.NUMERIC STD.ALL;
 7
 8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
11
     --use UNISIM.VComponents.all;
12
     entity task2 tb is
13
14
     -- Port ();
15
     end task2 tb;
16
17
     architecture Behavioral of task2 tb is
18
19
         --declaring the component
20
         component task2
21
             Port (
22
                    : in STD LOGIC;
                а
23
                    : in STD LOGIC;
                b
24
                cin : in STD_LOGIC;
25
                sum : out STD LOGIC;
26
                cout: out STD LOGIC);
27
         end component;
28
29
         --declaring the signals needed
30
         -- these a, b, cin, sum, cout signals are different from the
         --internal ones of the component
31
32
         signal a, b, cin, sum, cout : std logic;
33
34
         --signal to iterate over all 3 variables and their possible values
35
         signal counter : unsigned(2 downto 0) := "000";
36
37
    begin
38
         -- component assignment
39
         uut: task2 port map(
40
             a => a,
41
             b \Rightarrow b
42
             cin => cin,
43
             sum => sum,
44
             cout => cout
45
         );
46
47
         --assign a, b, cin (order is: a [MSB], b, cin [LSB]) to the counter bits so that
48
         --all possible inputs are tested
49
         --Enter your code here
50
         a \leq counter(2);
51
             <= counter(1);</pre>
52
         cin <= counter(0);</pre>
53
54
         tb : process
55
         begin
56
             wait for 20ns;
57
             counter <= counter + 1;</pre>
58
         end process tb;
59
         --increments the counter using a process
60
         --use a 20ns delay between each combination
61
         --Enter your code here
62
63
64
     end Behavioral;
```

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
 6
     --use IEEE.NUMERIC STD.ALL;
 7
8
     -- Uncomment the following library declaration if instantiating
9
     -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
11
     --use UNISIM.VComponents.all;
12
13
     entity encoder is
14
         Port (
15
                hex in : in STD LOGIC VECTOR (3 DOWNTO 0);
16
                a : out STD LOGIC;
17
                b : out STD LOGIC;
18
                c : out STD LOGIC;
19
                d : out STD LOGIC;
20
                e : out STD LOGIC;
21
                f : out STD LOGIC;
22
                g : out STD LOGIC
23
         );
24
    end encoder;
25
26
     architecture Behavioral of encoder is
27
28
          -- temporary signal to make our assignment of values (a through g) simpler
29
         signal seven seg : std logic vector(6 downto 0);
30
31
    begin
32
33
          --seven seg <= -- Enter your code to assign values for the entire 7 bits (a through
         g) based on the hex input
34
         process(hex in)
35
         begin
36
              case hex in is
37
                  when "0000" => seven seg <= "1111110";</pre>
                  when "0001" => seven seg <= "0110000";</pre>
38
                  when "0010" => seven seg <= "1101101";</pre>
39
                  when "0011" => seven_seg <= "1111001";</pre>
40
41
42
                  when "0100" => seven seg <= "0110011";</pre>
                  when "0101" => seven seg <= "1011011";</pre>
43
                  when "0110" => seven seg <= "10111111";</pre>
44
45
                  when "0111" => seven seg <= "1110000";</pre>
46
                  when "1000" => seven seg <= "11111111";</pre>
47
                  when "1001" => seven seg <= "1111011";</pre>
48
                  when "1010" => seven seg <= "1110111";</pre>
49
50
                  when "1011" => seven seg <= "0011111";</pre>
51
52
                  when "1100" => seven seg <= "1001110";</pre>
                  when "1101" => seven seg <= "0111101";</pre>
53
                  when "1110" => seven seg <= "1001111";</pre>
54
                  when "1111" => seven seg <= "1000111";</pre>
55
57
                  when others => seven seg <= "0000000";</pre>
58
59
              end case;
60
         end process;
61
         -- Extract each individual bit and assign it to the 7 outputs
62
         a \leq= seven seg(6);
63
         b \leq seven seg(5);
64
         c \le seven seg(4);
65
         d \le seven seq(3);
```

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 3
 4
     -- Uncomment the following library declaration if using
 5
     -- arithmetic functions with Signed or Unsigned values
 6
     use IEEE.NUMERIC STD.ALL;
 7
8
     -- Uncomment the following library declaration if instantiating
9
    -- any Xilinx leaf cells in this code.
10
     --library UNISIM;
11
     --use UNISIM.VComponents.all;
12
13
     entity encoder tb is
14
           Port ( );
15
     end encoder tb;
16
17
     architecture Behavioral of encoder tb is
18
19
         component encoder
20
             Port (
                   hex in : in STD LOGIC VECTOR (3 DOWNTO 0);
21
22
                   a : out STD LOGIC;
23
                   b : out STD LOGIC;
24
                   c : out STD LOGIC;
25
                   d : out STD LOGIC;
26
                   e : out STD LOGIC;
27
                    f : out STD LOGIC;
28
                   g : out STD LOGIC
29
             );
30
         end component;
31
32
         signal counter
                              : unsigned(3 downto 0):="0000";
33
                              : std logic vector(3 downto 0);
         signal hex in
                            : std logic;
34
         signal a, b, c, d
35
         signal e, f, g
                            : std logic;
36
37
   begin
38
         uut: encoder port map (
39
             hex in => hex in,
40
                 => a,
             а
41
             b
                 => b,
42
                 => c,
             С
43
                 => d,
             d
44
                 => e,
             е
45
             f
                 => f,
46
                 => g
             g
47
         );
48
49
         hex in <= std logic vector(counter);</pre>
50
51
         --increments the counter using a process
         --use a 20ns delay between each combination
52
53
         --Enter your code here
54
         tb2 : process
55
         begin
56
               wait for 20ns;
57
               counter <= counter + 1;</pre>
58
         end process tb2;
59
60
     end Behavioral;
61
```