
Unit -4

*)	Logic and Drogram Control Instruction:
7 -	er Basic Logic Instructions:
	The logical institutions in the 8086 include
	AND, OR, XOR, NOT & TEST.
	i) AND :-
	The AND installion performs a logical AND
	operation between the corresponding bits in the
	osource & destination and ostones the nesult in the
	destination. The source and destination can be either
	bytes (or) words. The general form of the AND
	instruction is AND destination asource.
	AND deltination, Source.
	0) AND AH, CH AH => F0 = 1111 0000
	CH => 9E = 1001 1110
	1001 0000
	AH = 9 0
	Spirituals 2000
	") AND AH, OS AH => FO = 1111 0000
	05 = 0000 0101
	- 0000 0000
	AHDOVO
	and the state of t
	111) AND AH (0002). AH => PO = 1111 0000
	OH = 0000 10/0
	CO DO DO DO DO
	AH = 0 0 a
-	The same of the sa
-	DR instruction:
-	The OR inclustion performs a located or
-	operation between the corresponding bits in the
-	Dource and dostination and sofores the result in
	the destination. The assurce e destination an



be either bytes (02) woods. The general form of of in the Hion is or destination, Source The rules for the source e destination and the way flags one affected one the some as the AND instruction i) OR AH, DH AH => POH = 1111 0000 DH = DEH = 0000 1110 111 1110 AH = F F ii) OR AH, OS AH STOH = 1111 0000 054 = 0000 0101 AH = F SXDR influction !-The XDR Instruction performs a logical XOR operation between the corresponding bits in the course and destination and stores the result in the destination. The Source and destination can be either byte (0x) words. The general form of the xOR instruction is XOB destination, Source XDR BL, 05 BL= FO => 1111 0000 05 \$ 0000 DIOINAM 10 1010 1111 BL = F 5




-	
	Not immution:
	The NOT instruction sensets and his
	(penter) of the bute (or) enough at a
	The Meshington can be a
	negisted (02) or memory location. The NOT instruction
	does not affect any flags.
	01:-
	i) NOT BH BH 3 PBH 1111 0000
	the state of the s
	The second of th
	JBH = OFH OF
	11) NOT BX: Take's is nomplement of Rx
	iii) NOT [35): Take is complement of data in
	the memory at [SI]
	The second secon
	TEST: instruction:
	The instruction ANDS content of a source
	byte (or) word with the content of the osperited
	destination byte (or) word. The floor are and and
	but heither operand 13 Changed.
	Set flags before a conditional jump instruction.
	Det flags before a conditional jump instruction.
	The general form of Test instruction is
	TEST olestination, source
1	Tot sets zew flag sign flag & parity
1	trags of corains to the negult.
1	ej:-
-	i) TEST AH, CH AH = F0 = 1111 0000
1	CH=) 9E = 1001 1110
	Sign flay = 1 1001 0000
-	zero flag = 0
1	Parity Hay = 1 (even)

-



11) TEST AL, OLH AL DO OH 5 0000 0001 01 - 01H - 0000 0001 0000 0001 " SF = 0 Zf = O [Non-zero] PF= 0 (odd) . * Shift and Rotate! The Shift I notate instructions perform logical left-Shift and right-shift, and anithmetic left-shift and night-shift Operations.


The arithmetic-left shift (SML) logical left Shift (SHL) have the Same function 1) SALISAL !-The general format of SAL/SHL instruction is SAL / SHL destination, count. The destination can be a negister (or) a memory location and a byte (or) a coord. . This instruction shifts each bit i In the destination a sepecified number of bit positions to the left. . As a bit is shifted out of the 18B position, a D is placed in the LSB position. The MSB is Bhifted to the Carry flay (CF)



-	
	tg:- MOV (L, DS
	SAL AX, CI. [Shift #W left the content
	as an by fine biti).
	CEC MAR CLSBCD.
	ji) SAR:-
	The general format of the 30k instruction
	is SAP destination, count.
	The destination can be a negister (or) a
-	memory location and a byte con a coord.
-	This Instruction shifts each bit in
	the destination or sepecified number of bit positions
İ	to the right.
	As a bit is. Shifted , but of the
	MSB position, a copy of the old MSB is but
	in the MSB position
	The 18B will be shifted hto
	the carry-tracy as follows
	MSB-1 MSB -1. LSB-1 CF.
	Fg:-
	SAR DL, 02 DL = F2
	Palate instruction
	71111 0010 -> CF
-	Tag .
1	D11111001 [CF=0]
	11111100 [C=1]
1	F CAMPAN,
	DL = FC
	Total Land Control of the Control of
	The state of the s




lii) SHR :-The general format of the SHK instruction 18 SHR destination, Boxxxx count. The destination can be a register (or) a memory location and a byte (or) a word This instruction Shift each bit in the destination a specified number of bit positions to the night. As a bit is shifted out of the MSB position. a o is placed in the MSB position. The LSB is ashifted in to the Carry flag (17) O-9 MSB -> LSB -> CF. SHR CL, 2 7, 11 = 23 0001000116= Rotate instruction! ROL notates all the bits in a bits in a byte (or) word in the destination to the left, by one (or) more bit positions, using ch as follows CF C MSB C LSB The data bit moved out of the MSB is copied into CF. ROL affects only CF.




Eq:-
ROL CH. # CH-28
CF C
0 = 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0
/
1001010000
CF 5 0 '
the standard of the same beautiful a specific and
ii) ROR !- III III MARAMAN AND AND AND AND AND AND AND AND AND A
This instruction notates all the bits of the
specified byte (or) wood by a specified number
of bit positions to the night. The operation done
when Rok is executed.
CF MSB LSB 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
The general format of ROR instruction is
The general format of ROR instruction is ROR destination count.
The general format of ROR instruction is ROR destination count. The data bit moved out of the LSB is
The general format of ROR instruction is ROR destination count.
The general format of ROR instruction is Rok destination count. The clata bit moved out of the LSB is Copied into CF. OF contains the bit most mecently
The general format of ROR instruction is Rok destination count. The clata bit moved out of the LSB is Copied into CF.
The general format of ROR instruction is Rok destination count. The clata bit moved out of the LSB is Copied into CF. OF contains the bit most necently notated out of the LSB, in the case of a
The general format of ROR instruction is Rok destination count: The data bit moved but of the LSB is Copied into CF. OF contains the bit most meanty notated but of the LSB, in the case of a multiple bit notate operation. Fg:-
The general format of ROR instruction is ROR destination Count. The data bit moved out of the LSB is Copied into CF. OF contains the bit most recently rotated out of the LSB, in the case of a multiple bit rotate operation. Fg:- ROR AL, 1 AL = FC
The general format of ROR instruction is ROR destination Count. The data bit moved out of the LSB is Copied into CF. OF contains the bit most recently rotated out of the LSB, in the case of a multiple bit rotate operation. Fg:- ROR AL, 1 AL = FC
The general format of ROR instruction is ROK destination Count. The clata bit moved out of the LSB is Copied into CF. CF contains the bit most necently notated out of the LSB, in the case of a multiple bit notate operation. Eg:- ROR AL, 1 AL = FC
The general format of ROR instruction is Rok destination, Count. The data bit moved out of the LSB is Copied into CF. OF contains the bit most recently notated out of the LSB, in the case of a multiple bit notate operation. Eg:- ROR AL, 1 PL=FC
Rok destination, count. The clata bit moved but of the LSB is copied into CF. CF contains the bit most recently rotated but of the LSB, in the case of a multiple bit rotate operation. Fig:- Rok AI, 1 (AI = FC)
The general format of ROR instruction is ROR destination Count. The data bit moved out of the LSB is Copied into CF. Of contains the bit most recently rotated out of the LSB, in the case of a multiple bit rotate operation. Fg:- ROR AI, 1 (AL = FC)




iii) Rel: RCL states the byte (or) word in the destination left through the carry flug (cf)
either by one bit position (cor) by the number of bit position given by CL CF - M8B - L8B The frags affected are the same as those Affected during the execution of tol. REL AH; & AH = F2 1-111100105 ~11100101g 1 1 1 0 0 1 6 1 1 IV) RCR :-RCR notates the byte (or) woord in the destination right, through the carry flag(cf), either by one bit position (or) by the number of bit positions given by cl CF -> MSB -> LSB



iii) Rel :-RCL stotates the byte (or) word in the destination fest through the carry -frag (cf) either by one bit position (or) by the number of bit position given by CL CF C M8B C L8B The flags affected are the stam as those affected during the execution of tol. REI AH; Q AH = F2 1 -111100105 1 11 00 1016 CF AND THE STATE OF THE STATE O 1 11001611 IV) RCR :-Rek notates the byte (or) word in the destination night, through the carry Flag (CF), either by one bit position (00) by the number of bit positions given by cl CF - M8B - L8B






	i) NEAR :-
	Jump to a instruction within the current
	Code asegment also known as intrasegment jump.
	code osegment
	Mov AH, 20H 02301
	MOV BL, 30H 102802
Ī	RCR AH, 2 02303:
	ADD BL AH 92304
	JMP NEXT 02305
Ī	ROL AL, 1 02806.
L	h) Shoat :-
	Jump to a instruction range limited to
	-128 to +127 from the current address
	Total 256 bytes.
	iii) FAR:-
	Jump to an instruction located in a different
	osegment meg.
	The state of the s
	Conditional Jump:
	i) Jc address
	Jump if carry flag 18 'Set.
	[C=1] 0 0
	MOY AH, 80H 80 = 1000 0000
	ADD AH, 81H 81 - 1000 0001
	TO TO NEXT!
17	The solde of
/	SUB DL, CH Carry Hay
	ROL ALI
	Nort . no n. s.
-	ROR PH, 2
	HLT.
1	



	si) INC (Jump is no carry) -
	INC address (C=0)
	The state of the s
	MOV AH, TIM 11 = 0111 . 0001
	ADD AH, TIH 0111 0001
	JNC NEXT. 1110 0010
	- Carry flag = 0
/	the last wilder the within the same of the same
	The state of the s
7	NEXT AND AH, IBH
1	The HLT: William white of special and state
	the control of the co
	iii) JZ/JE: - Jump if zeno [Z=1]
	(E) Live til teneremen och pagista vive
L	MOY AL, FOH 1111 800 6
	MOR BL, FOH -1111 0000
	CMP ALIBL. 10000 0000
	Jz NEXT
	Thomas much county of the
	NEXT L AND MENT
	and the state of t
	HLT.
	The second of th
	JNZ/JNE Jump if not Zero 1/2=0]
	JPO / JMP Jump if parity is odd [P=0]
	JP / JPE · Jump if · parity is even [P=1]
	Jo Jump is sign (negative) [s=1]
	JNS Jump if no sign (positive) (3=0)
	Jo Jump if prestoco 10=17
	JNO Jump if notoverflow [0=0].



JA 2=0 d c=0 Jump is above. ... MOV PL 35H Mov. B1, 254 CMP AL, BL In address [AL is above than BL] Jump to address if above (0%) equal JAE -CF =0 JBE = Jump to address if below (or) equal (F=1 & ZF=1 Jump if below 1 (C=1) Jump to address If greater than second number Jump to address if greater (or) equal Jump to address if first number is Lesser than Second Jump to address if the number is JIE lessor (or) equal. loop instruction :-It is used to loop a group of instruction till zero flag is set that is [12=1] . Cx register consist of count LODPNE | LODPNZ · Loop, a group of Instruction till the Zero flag is not set. Step




*) Machine (on) Processor · Control instructions: The machine (or) processor control instruction in the \$386 include ALT, LOCK, NOP, ESC & WAIT. The HLT instruction sotops the execution of all instructions and places the processor in the halt estate. An interrupt (or) a kesset signal causes the processor to resume execution from the half state The lock instruction provides the processor an endusine hold on the use of the system bus. It activates an external locking signal (IDCE) of the *processor and is placed as a profix to the instruction for which a lock is to be The lock functions only with the XCHG, ADD, DR, ADC, SRB, AND, SUB, XOR, NOT, INC. DEC INStructions No operation: This instruction is used to insent a delay in osothogre delay programs . . This instruction is used to pass instructions to a coprocessor souch as 8087, which ashares the address bus and data bus with an 8086. As the 8086 fetches instruction byte from memory the coprocessor cutches these bytes Bom the data bus and puts them inia queue. However the coprocessor heats all the normal 8086 instruction as alsop instructions.



when the 8086 feehes an Esc Iris muttion, the coprocessor decodes the instruction and carries out the action ofpecified in the instruction. and the seal rate 1) whit: - when this instruction is executed, the 8086 check the optatus of its TEST input pin and is the TEST input pin is high, it enters an idle condition during which it does not do any processing.

The 8086 remains in this state until the 8086's TEST input is made low (or) an intempt spignal is received on the INTR It a valid interrupt occurs; while more is in idle oftate; it noturns to the idle state. after the interrupt openice mutine is executed. The WAIT Instruction does not affect flag +) Basic Interrupt processing :-An interrupt is a condition that halts the microprocessor temporarily to work on a different task and then neturn to its paerious task. If an interrupt has been requested; the 8086 processes it by performing the speries of oteps. i) Pushes the content of the flag register on to the stack to preserve the sotatus of the interret (IF) by decrementing the astacts pointer by . 11) Disables the INTR interrept by cleaning If in the flag register iii) Resets of in the flag register, to disable the iv) Pushes the content of the code Regment (CC)



register anto the stack by decrementing so by s.


v) Thishes the Content of the instruction pointer (IP)

onto the stack by decrementing SP by s.

vi) Penform an idirect jump to the start of

the interrupt sequice routine (ISR) corresponding to

the received interrupt.



There are total 256, inknupts in 8086

When the 8086 responds to an interrupt,
it refers to four memory locations present in
the Interrupt vector table (IVI) to get the new
Values of and IP.

These memory locations are used to find the Stoating address of the TSK of the received interrupt in the memory.

In an 8086 skyrtm, the first IKB of memory from the addresses operat - cosect is set aside as a table called interrupt vector table (IVI) for storing the interrupt vector.

Each interrupt vector indicates the astarting address of the TSR of a positicular interrupt in the memory. It contain four bytes in which the lower two bytes are called offset and upper two bytes are called offset and upper two bytes are called assignment.



The offset point of the interrupt vector is loaded in the IP register and assignment point is loaded in the Cs register.

often called the interrupt vector (ox) vect interrupt pointer. Therefore the table is reftered as interrupt vector table.

In this table. It value is put in as low wood of the vector and cs is put in high rector.

256 interrupts

0-4 dedicated

5-31 necessard for system use


1 08H - OFH : 8259A

HI 10H - IFH : Blos

32 ~ 155 reserved for users.


420H - 3FH : DOS

Ly MOH-FFH: Open : in





*) Hardware Interrupts: - . device by sending a signal through a sepecified pin to the microprocessor. The 8086 has two hardware interrupt pins (i.e) NMI and INTR. NMF is a non-maskable interrupt and INTR is a maskable interrupt having lower priority one more interrupt pin associated is INTA called interrupt . acknowledge . It is a single non-maskable interrupt pin having higher priority: than the maskable interrupt request pin (TNIR) and is of type 2 introupt: when the interrupt is activated these actions takes place. - Complete the current instruction that is in progress of the neturn address to the patack. of IP is loaded from the content of the - CS is loaded from the content of the next coord location - Interrupt flag and Troop flag are Set to 0. The INTE is a maskable interrupt because the microproson only it will be interrupted only if interrupts are enabled using poet interrupt flag instructions.



there one the actions taken by the microprocessor of First completes the current instruction . - Activate IMAA output and mercines the interrupt type, Say X. -) Flag registers value, C3 value of the return address and IP value of the neturn address are pushed on to the astack. -> To value is loaded from the content of word location - cs is loaded from the contents of the hext wood location - Interrupt flag and trap flag is neset to o The processor has the facility for accepting (or) rejecting hardware interrupts. Programming the processor to reject an interrupt is referred to as masking (or) disabling and programming the processor to an interrupt is referred to as unmasting (as) enabling. In 8086 the interrupt flag (IF) our be obot to one to unmask (or) enable all hardware interrupts and IF is cleaned to zero (or) mask (or) disable a hardware interrupt except NAIT The intempts whose request can be either accepted for) rejected by the microprocessor are called as maskable interrupt. INTE 13 moutable intempt. The intempt Whose request has to be definitely excepted on cannot be rejected by the processor are called non-maskable interrupt



whenever a request is made by nonmarkable interrupt, the processor has to definitely
accept that request and obervice that Interrupt
by suspending its current program and oxecuting
an Isk.

The interrupt initiated through NMI pin
and all software interrupts are non-markable

A sale in many many many the part of the

The evenergy has to destile to establish

The set topostage at topostage on topost of redestage

tal (addressed) to at description to define the section

to 1773 years begreening of your unit

and the war of Lange of The Table

that agonate departed seculation a stancia as

garaine it is let the let began the

the total and the total are

time to the second of the seco

the tends out bottle not consequent at an

t-prests.