## DATE

## Unit - 6.

## Pentium Processor

Tentium processo.
Tentium is one of the powerful family member of Intels X86 microprocesor:
It is an advanced Superscalar 32-bit
microprocessor, inhoduced in the year 1993
that contains around 3.1 million transistors.
It has a 64-bit data bus and 32-bit
address bus that Offers Aub of physical memory
Space.
The advanced of pontium processor is
pentium pro
A special category of microprocesor that
paraller approach for instruction execution
More than one instructions ask
one clock cycle is called as Superscalar
processor
The Bunorscolar processes to
The Buperscolar processor uses the
The superscolor processor uses the approach of ssimultaneously executing two instructions in one clock cycle.
The superscalar processor uses the approach of ssimultaneously executing two instructions in one clock cycle.  Architecture of Pontium Par
The Superscolor processor uses the approach of ssimultaneously executing two instructions in one clock cycle.  Architecture of Pontium Post
The Superscalar processor uses the approach of ssimultaneously executing two instructions in one clock cycle.  Architecture of Pontium Pos:  Bus: unit of the architecture send the control signal and fetches code & data of
The Buperscalar processor usee the approach of stimultaneously executing two instructions in one clock cycle.  Architecture of Pentium Por:  Bus unit of the architecture send the control signal and fetches code & data from external memory of To dovices.
The Buporscalar processor uses the approach of seimultaneously executing two instructions in one clock cycle.  Architecture of Pentium Ps:  Bus unit of the architecture send the control signal and fatches code & data from external memory of To dovices.  Paging unit  Code cash in all
The Superscalar processor uses the approach of Simultaneously executing two instructions in one clock cycle.  Architecture of Pentium Pro:  Bus unit of the architecture Send the control signal and Petches code & data from external memory of Taging unit  Code cache in order to load the instructions
The Superscalar processor uses the approach of Simultaneously executing two instructions in one clock cycle.  Architecture of Pentium Pro:  Bus unit of the architecture Send the control signal and Petches code & data from external memory of Taging unit  Code cache in order to load the instructions
The Buporscalar processor uses the approach of seimultaneously executing two instructions in one clock cycle.  Architecture of Pentium Ps:  Bus unit of the architecture send the control signal and fatches code & data from external memory of To dovices.  Paging unit  Code cash in all
The superscalar processor usee the approach of simultaneously executing two instructions in one clock cycle.  Architecture of Pentium Processor usee the Architecture of Pentium Processor and the control signal and fetches code a data from external memory.  I do dovices.  Taging unit  Code cashe in order to load the instructions into the execution unit, fetching the instructions of the prefetch buffer assignment operates together.  Description of the prefetch buffer assignment o
The Superscalar processor uses the approach of Simultaneously executing two instructions in one clock eyele.  Architecture of Pentium Processor uses the control signal and fitches code & data from external memory of I/O dovices.  Paging unit  Code cache in order to load the instrictions into the execution unit, fetching the impulsion in a prefetch buffer assignment operates together  Operates together  hold the respective: address
The Buperscalar processor uses the approach of simultaneously executing two instructions in one clock cycle.  Architecture of Pontium Processor uses instructions  Bus unit of the architecture send the control signal and fetches code & data from external memory of To dovices.  Paging unit  code cache in order to load the instructions into the execution unit, fetching the instruction in a granch tagget buffer & prefetch buffer and proposed operates together



The pentium family of processors originated from the 80486 microprocessor. The term "Pentium processor" refers to a family of microprocessor that whose or common architecture and frustruction det: It rurs as a clock frequency of either 160 (00) f.6 MHz and has 3.1 million transisters. Form of the features of pentium architecture are:

with reduced instruction set computer (CISC) ouchiteture with reduced instruction set computer (RISC) performance

Upward code compatibility


Pentium processor uses superscalar anhitecture and hence can issue multiple instructions per cycle


Pentium processor executes instruction in five
Stages. This Staging, (or) pipelling allocos the processor to overlap multiple instructions so that it take loss time to execute two instructions in a recommendation that pentium processor fetches the branch target instruction before it executes the branch instruction.

The pentium processor how separate 3-43 caches on this one for instructions and one for data. It allows the pentium processor to feet data to instructions from the Cache Simultaneously.


when data is modified, only the plate in the course is changed only when the pentium processor replaces the modified data in the cocke with a different set of data the pentium processor has been sptimized to run critical instructions in fewer class class cycles.

The supse processor.





Each 32 bit quantity has four individually address address to byte at consecutive memory address



quad words. Quad words begin at address evenly divisible by 8.

Address line A31-A3 are used to access individual bytes countrin o quadroord.

dwords (block of 4 bytes)

Dwords begins at addresses evenly divisible by

A31-A32.



		1 1			
	16 bit memories are prog	anizad	a	array o	_
	woods ( coods is ble	ock of	Q be	Jes) w	oods
	begin at addresses evenly	divi	sible	by 2.	
	. A word can he	cicceise	d by	address	lines
	A31- A3 together with	AZLA	j	•	
-	Ao is used to	acceis	Indiv	idual by.	lej
-	in a coost:			0	
	D .			_	
*)		-			
	Four 32-11 registers co	an he u	sed au	A THE OF	•
1200.00	Four 32-bit register (FA	x' EBX	, ECX,	epx)	
	Four 16-bit negister (	AX, BX	cx, Dx	)	
	Eight 8-bit register (	AH, BL	BH, B	- , CH, CL, D	H.DL)
	forme nechisters have	Special	use		
	Ecx for Count in 1	oop in	huctions		
	32-bit orgithe	I PL		16-bit neg	iskr
-			7 0	, l	
-211	EAX	AH	AL	AX Accu	
	FBX	BH	BL	BX Boue	
	Ecx	The second second second	CL	ex cou	ner
	FDX	DH	DL	DX Dotte	
			0	train bor	9
	E frags:			el universit	
Law I	31 21 20 19 18 17 18		1 1940	565	
	ID VIP VIF AC VM RF	14 13	12 11	09876	4 2
	The state of the s	NTI	P TOP C	D 2 7 8	7 1919
		15000	< 80 S	e 18082 1801	s et sotes
	ALL LAND TO THE REAL PROPERTY OF THE PARTY O		100		
				84286	
			- 80°	386/8986 D	×
			8	10 2486 SX -	-
	7	1	- R	ntium /Pentit	1114
					-



	Flag bits with a brief description of function.
	- cicarry) Holds the earny after addition (or) borrow
	after Substraction
	also indicates emor conditions
	- Panty 18 the count of ones in a number.
	expressed as even (or) odal. Logic o for odal barity.
	logic 1 to: even parity
	- Auxillary carry: Holds the carry (half carry) after
	addition (or) the bornow after Substraction between bit
	positions 3 and 4 of the mesult
-	Zero: Shows that the result of an arithmetic for
	logic operation is zero
	Sign: Flag holds the arithmetic sign of the result
	after an anithmetic (or) logic instruction executes
	Trap: The trap enables trapping through an
	On- Chip debugging time
-	Interrupt: - controls operation of the INTR
	(interest request pin)
-	D:- Selects increment (or) decrement mode for
	the DI and SI registers
1	Overflow: occurs when signed humbers are added
-	(or) Substracted
-	the et al attachment that mostly a seem
+	Control registers!
+	M POTPY SESTEM
+	E E DIE
+	Rago directory base address & m
1	
1	Page fault linear address
1	Reierred
	M P E T SIMPLE
1	CRO CRO



CD cache disable controls the internal cache Income Conche Income controls the new data.

The control will not fill the new data.

The control could cause the cache to fill with new data.

cache write - though.

## \*) Pentium Memory Management:

\*) Pentium pro arrehitecture:

Sith gen X86 microprocessor introduced in November 1, 1995.

successor of intel pentium microprocessor

capable of dual 1 qual processor configuration

36 bit address bus supports up to 6448

memory 256 (00) 512 kB 12 cache, 16kB 11 cache

Pipeline is divided into 3 sections

Fotch and decode unit, dispatch and

9 netructions and converts them into Risc micro

Operation.

The System bus connects to 12 cache

Bru controls seyetem bus access via 12 cache

12 cache is integrated in intel pentium pro

Bru generate control signals and memory.

Via L1 cache.

The DEO then execute the instructions
Two for processing integer instruction



and one for processing floating point instruction Simul tareoutly Instruction Poo Instruction tetch Disporter L 1 Docode execute unit Level L. instruction 1810 Dafa Cache Cache Bus interface unit 256 k coo 512k level & cache External bow objection decoded instruction that there been executed - RU can remove three docoded instructions per Clock pulse



The Memory System: (Pertium Pro) Pentium pro uses by bit data but to address memory organized in eight banks.

Eight banks contain 89 types of data Partium pro also has a built in omor Correction Circuit for that the memory soystem must have norm for oxtra 8 bit number that is other with each 84 bit number. There & bit numbers are used to 8th re an error correction code that allow the pentium pro to autocornect any single bit error. A IMX72 is an SDRAM with ECC Support where as IMX64 18 an SDRAM without Ecc. The Bystem !-Toput output system intel pentium pro is completely portable with earlies intel introprocessor Ass-Az address lines with bank enable dignel and used to soloct partiel memory banks used for I/o transfer. Banks Banks Banks Banks Banks Banks Bank 7 Eight hit memory brunks in penticum pro



A) Hyper Threading Technology: The most recent innovation and now to the pentium is called shyper threading technology.

This significant advancement combines to a microprocessor into a single package.
To understand this new technology, which shows a traditional dual processor suprem to a hyper - threaded skystem. The hyper-threaded processor contains two execution units that each contain a complete set of negisters capable of numing profession independently.

There two preparate machine contexts share a common bus interface unit. During machine operation on each

processor is capable of minning a through independently


The bus interface unit contains the level

2 and level 3 caches and the interface to the memory & I/o sepucture of the machine.

When microprocessor needs to access
memory (a) I/o it must separe the bus interface unit BJU is used to access memory


While memory is accessed in bursts that
fill caches, it is became idle. Because of a Becond processor can
use this idle time to access memory while
where processor is busy executing instructions
Throads mun on a different processor in
a system that has either and processor (or) hyper threaded processor increating performance.

In future architecture may include even more processor to handle additional threads.







*)	CPIUM-
	CPDIP instruction accesses information that indicates
	the type of microprocessor as well as feature
	supported by the microprocessor
	Table list he Ratat feature available to the
	CPUID instruction
	To access his feature . EAX 13 loaded with
	the Input number listed in the table. Then CPUID
	instruction is executed.
	The CPUID instruction usually neturns information
	in the EAX, EBX, ECX, EDX megisters in neal 100
	protected mode.
	Addition features have been added to CPUID
	instruction when compared to previous version
	THE RESIDENCE OF THE PARTY OF T
	EXP input value output negister
	EXP input value Output register  EXP maximum i/p value
_	EBK = "treg"
	ECX = "lene"
	EDX = "letn"
	1 EAX = Version information
-	EBX = Feature info.
	ECX = Extended feature info n
_	EDX - Reature information
_	EAX, EBX, ECK, EDX
_	
_	B ECX 2 EDX serial number in
_	the pentium only
	€AX, EBX, ECX, EDX
	\$ EAX, EBX, ECX, EDX
-	



	800000000 H EAX Extended information Reversed
plan	Sporoool H FAX ROTTES
	STOROGO PH ERX, ERX, ECX, Processor brand
	tox string
	8000000 4 4
	800000 6 H EX Cache information
	the destination of the second production of the second sec
*)	Memory interface:
	Memany intentace pentium & typically
9 22	uses the intel 945, 965, 975 chip get
	There chip sets provide a dual pipe
	memory bus to the microprocessor with each
	pipe interfaced to a 32 bit wide section of memory
	The two pipes function together to Compromise
	the 64 bit cutde date path to the microprocessor
	Because of the dual pipe arrangements.
-	The memory must be hopulated with
	pays 04 DDR 2 memory ofenico prograting as
	BOO 1942 , 800 1942 (00) 1033 MHZ.
	According to intel the ADRO
	according ment provided a 200% increase in some
	over a memory populated with pc-100 memory
	The state of the s
	milit control a sort
	Will appeared the second secon
	The state of the s



New Versions of pentium 4 and come of contains either data con quad cores Each come is separate herdon of the minoprocessor that independently execute a separate task Three Versions are currently available The pentium D- which contains two comes with separate Cache. a core of Dual version that Contains a shared cache. Two come & guad core version contain four Intel Senems to have share cache for multiple core microproceson. A recent article from intel stated that in future the pentium (or) whatever it will be Called contain opto 80 cores -The core 2 Duo Contain either 2M (00) 4M byte cache 4 operates frequencies to 34Hz. As single-core processors hit their physical limits of complexity and speed, multi-cone computing is becoming more popular. In modern times the majority of systems are multi-cone. Many-core (or) massively multi-core Systems refer to Systems with a huge number of CPU such as tens (or) hundreds In the early 2000s, Intel and AMD released the first multione processor. In moder time, crus come with two (dual-come) four (quad-core) six ("hexa-core") and eight 1" octa - core") core & (" octo - core").



\*) Pentiam Memory Management > della A hardware component liable in handling different access to memory requested by CPU is known as memory management unit (MMU), which is also termed as paged memory management unit (PMMU). The main functions of MMU can be categorized as follows Translation of virtual addresses to physical addresses which is also known as Virtual Memory Management (VMM). The Memory system for pentium microprocessor is to bytes in slize just as in 80386 Dx and 80486 microprocessor Pentium uses a 64-bit data bus to address memory organized in eight banks that each contain 512M bytes of data. Must microprocessor including pentium also supports Vistual memory concept with the holp of memory management unit. Virtual memory is used to manage the resource of physical memory. It Supports the execution of processes partially resident in memory, only the most recently used partions of a processes address space actually occupy physical memory the nest of the address space is stored on disk until needed The Intel pentium microprocessor Supports both Regmentation and Segmentation with paging Another important feature Eupported by pentium processor is the memory protection



Virtual Memory Management in Pentium:

The memory management unit in pontium is upward Compatible with the 80386 and 20186 microprocessors. The linear address space for pentium microprocessor is 44 bytes that means from 0 to (232-1) MIMU translates the Virtual address to physical address in less than a Bingle Clock Cycle for a "HIT" and also it minimizes the cache fetch time for a " Miss". CPU generates choqueal address which are given to segmentation unit which produces linear addresses which are then given to paging unit and thus paging unit generates physical addresses in main memory. Logical address to physical address Translation in Pentium can run in both moder (ie) real or protected. Real mode does not allow multi-tasking as there is no protection for one process to interfere with another, whereas in protected made each processes new in a aseparate code segment

Segments have different prinlege levels

prevently the lower prinlege process to run a higher privilege (eg: Operating significant).

Pentium running in protected made Supports both Segmentation and Segmentation with Paging -Segmentation: This process helps in dividing programs into logical blocks and then placing them in



diffaent memory area. This maker it possible to regulate access to critical sections of the application and helps identify bugs during the development Process. segment register are now called segment selectors because they do not map directly to a physical address but point to an entry of the descriptor table. Selector to Descriptor :find the abeginnent entry of the table; this is the assyment descriptor corresponding to the Segment. There are two types of Descriptor table. Global descriptor table and Local Descriptor table Global descriptor: It consists of segment definitions that apply to all programs like the code belonging to 05 segments consisted by 08 before Cpu Switched to protected mode. Local percriptor: There tables are unique to an application. Optimizing Address Translation in Pontium Processor For address translation is to have all translations in less than a single clock eycle for a " HIT" and minimize cache fich fetched from disk and it takes millions of