
## DAYE

## Unit No:5

80386 Microprocessor: \*) Introduction to 80386 microprocessor: The 80386 is an advanced 32-bit microprocusor optimized for multitasking operating skystems and designed for applications needing very high performance. The 39-bit megisters and data paths Support 32-bit addresses and data types The processor can address upto 44B of physical memory and 64TB of virtual memory It has two versions The original 80386 is \$386 Dx. The 8386 SX Version was introduced in 1988 as low cost alternative.

The Internal architecture of sx and Dx ago same The 80386 has three operating modes Real address mode Protected mode · Vierbuel: 8086 mode The 80386 Dx Comist of 32-bit address bus and 32-bit data bus The 80386 SX. consid of 24-bit address by and b-bit data bus the 80386 Dx used in note book (01) laptop computers The 80386 3x used in early personal Computers operation! to power Supply for





control of the Bysten bus.

NA: The next address input pin, is activated allows address pipeling during 80386 bus cycles

the address bus and bus cycle definition pins (N/R. D/E, M/TO, 8to, to BE3) are carrying the mespecting valid asignal.

READY: The ready ssignal indicates to the CPU that the previous bus cycle has been terminated and the bus is ready for the next cycle. The signal is used to invert watt states in a bus cycle and is useful for interfacing of slow devices with CPU.


vac: These are septem power supply lines.

V88: These meturn lines for the power soupply

interfacing of 16 bit devices with the 32 bit wide 80386 data bus.

executed to read a 32 bit. data from a periphral

HOLD: The bus hald input pin enables the other bus masters to gain control of the suptem bus if it is asserted.



HLPA: The bus hold acknowledge output .

indicates that a valid bus hold request has
been received and the bus has been relinguished
by the cpv.

Busy: - The busy input asignal indicates to the copy that the copyocessor is busy with the allocated task.

Error: The error input pin indicates to the country that the coprocessor has encountered an error while executing its instruction.


PERED: The processor extension request output signal indicates to the CPU to fetch a data word for the coprocessor.

That can be masked using the Dr of the flag negrister

MMI:- A valid request signal at the non:

RESET: A highe at this input pin suspends the current operation and restart the execution from the starting location.

left open while connecting the 80386 in the




The Memory System of 80386: The physical memory soften of the 30 x66 Dx is 44 bytes in poizes and is addressed as esuch, wintual addressing is lusted. GAT bytes are mapped into the 49 bytes of physical ospace by the momony management unit and descriptors That Virtual addressing allows a program to be larger than 40 bytes if a method of aswapping with a large hard disk drave exists The memory is divided into four 8-61+ wide memory banks. each containing upto 14 bytes of memory the 32-bit wide memory organization allows bytes, woods, (ox) double woods of memory data The 50386 Dx bransfers up to 32-bit wide humber in a Bingle memory cycle. the 8085 requires four cycles to accomplish the seame transfer and the 80286 and 80386 px require two cycles Each memory byte is numbered in hexa decimal as they were in prior reasion of the family.

The difference is that the 80386 bx


uses a 32-bit wide memory address with memory
bytes numbered from location 0000000004 to ELLELLEH the two memory banks in the 8086. 20286 and 80386 Sx skytem are accessed via AD on the 8086 and 80286. The 80386 Dx memory banks are accessed to four bank enable osignals

A word is addressed in banks o, and I

or in banks 2 and 3. Memory location occopooot in bank o location occoocolH is in bank 1. location



	cocceese is in bank a and location occoods										
100	in b	ant 3	out will	Viciniary.	Destroyate	Tive					
			address.								
20 60	Connections Ao and A1 because these house been encoded as the bank enable polynals.										
	There came three types of memory system										
	1) Buffered obystem										
	3) Thereared memory system.										
4-1											
	1000	digit	-christneno	1 /10	2 stands	- Janima		133			
		7 - A		Book 2							
FFFF	ettt.	1	_yeometr	540	Hd-cs	100	,				
	201	women.	401.00	enco Alder	170		no. 19				
	history	011)	t (1) 30	Shit	t august	sbi+	r seden	8bit			
Tyel	10	8 PLT.	to late to	<del>( )</del>	Jan De	100	t cardo	. 4	1		
boo		1CIB	180 pil	IGB	220 3	iqb	un H	148			
	100/10	en resign	ant/inquire	×3:58		10 0	1	.•			
	10 0	n basedon	JA 81	shad a un	mont	Anol					
die .	20000003	30 1166		d at w	00000001		- 000000p	-6-			
	-	TERS.	16 bit	-	Praidi	b out	16 bit		1		
100	west of	100 0 020	DIC DIC	moralist i	600	HILL CE	10 10 10	grave I	-		
		V. ander		32 bi+		PIF-	D'8	, b4 -1	Do )		
		031 - 1	24	D23 - D	16		13773				
				mai usm							
Les I		The	physical	memory	addres	9000	8038	61			
- 19	range	3 from	00000	on off to	FFFFF	EFF#	of P	40			
- Line	1030 14	A (19 11/2	this go	2	Ja 22.300	P. N.	b 23/				
1.4	0.0	Mari	ah las	and her	14 1	entra di	1		•		
				\$ has	2	230950	111	19			
				int make							
	MOTO	not will	Stud	- N.	Mari	190 090	Soft o	rat			



Buffered system: The 80386 DX connected to buffer that increase fan-out from its address, data and control This microprocessor is operated at 25MHz using a SOMHZ clock input seignal that is generated by an integrated oscillator mode The HLDA original is used to enable all buffers in a ssystem that uses direct memory otherwise, the buffer enable pins are connected to ground in a non-DMA ssystem. Pipeline and caches:-A pipeline is a technique used in a advanced microprocessor where the microprocessor begins executing a second instruction before the first has been That is several instruction are pipeline simulative only Each at a different processing style The pipeline is divided into exements and each obeginent can execute and operation concurrent with the other ssystem. When the soften stegment complete its operation it passes the result to the next segment in an pipeline and fetch as the next operation from the presiding segments The final result to each instruction emerges at the end of pipeline The pipeline is an interfacing memory because the 80386 supports pipelined memory access



The pipelining allow memory and extra clocking period to occess data. The extra clock extensions the cicloss time to Isna 81ns on 80386 operation with 16442 Interleased Memory System: An interleaned memory sbystem is another method of improving the sepect of a system . Its only disordrantage is that it costs considerably more memory because of its Structure An interleaved memory system require e two con more complete sof address buses and a controller that provides address for each bus Systems that employ two complete buses are called a two-way interleave systems that use four complete buses are called a four way interleave Interleaving increases the amount of occess time provided to memory because the address is generated to select the memory before the microprocessor acresses it.



39	Special Registers of 80386:									
	There one three special type of registers in									
	ase, mele alle allscussed below in details									
- 45	The standing P. Canad Suphacountries and the									
LE	Special registers									
	Control Debug meg Tost Reg									
	register DRO-DRY TR6-TR4									
	CRO-CR3									
	Control Registers:									
	V Company of the comp									
	which controls the general behavior of a cou.									
	Common tasks performed by control register include									
	interrupt control, & witching the addressing mode and									
	paging control									
	The protected mode includes the 4 system									
	Control registers, identified as the cra									
	These are all 32-bit negisters									
	31 23 15 7									
	Page directory base register (PDBR) Reserved CR3									
4	The state of the s									
-	Page fault linear address CR2									
4	CR.									
+	Reserved.									
+	Pagament Temp									
+	Leseived 1.2 M. P. E									
+	J CRO									
+	CRo Contains System control flags, which control									
1	cor) indicate conditions that apply to the septem as									
	a whole, not to an individual task									



- coprocessor functions are to be emulated
- Coprocessor present in the System (80287 (00) 80387)

  if ET=0 it Selects 80387
- of the wait instruction, which is used to coordinate a Coprocessor.
  - processor to begin precuting in protected mode.

    Resetting PE returns to real-addressing mode

     PG indicates whether the processor uses page tables
    to translate linear address in to physical addresses

     TS The processor sets TS with every tasis

    Switch and tests TS when interpreting coprocessor
    instructions
    - er It is not used in 80386 DX. It is reserved and used for future use
  - CR2 It is mead only register and it holds the linear page address of the Rast page accessed before a page fault interrupt.
    - CR3 It holds the base address of page directory base register (PDBR)



Debug Registers:								
Debug registers are 32-bit reassters. There								
are total 8 debug registers in 20386								
The first tour debug megisters Contain 30								
bit linear breakpoint addresses. The linear address								
is a 32-bit address generated by a microprocessor								
instruction that may (or) may not be the some								
as the physical addresses								
the breakpoint addresses which may								
locate an instruction (or) datum, are constantly								
compared with the addresses generated by the								
program.								
the state of the s								
Linear Breakpoint address o DRo								
- linear breakpoint address 1 DR,								
Linear breakpoint address & DR2								
Linear breakpoint address 3 DR3								
Reserved. Do not define DR4								
Reserved. Do not define DRs								
Breakpoint Status DRC								
Breakpoint Control DRZ								
Linear breakpoint address registers:-								
The breakpoint addresses sepecified are								
32-bit linear addresses								
DRO - DR3 :- while Debugging intel 386 hardwise								
Continuously compares the linear breakpoint								
addresses in DRo-DR3 with the linear addresses								
generated by executing spotrouse. If match found								
an exception 1 (debug fault) is generated.								
The debug address registers one effective.								
Whether con not paging is enabled								
The addresses in these registers are								
Service Control of the Control of th								




	is another the linear								
	linear addresses. It paging is enabled, the linear								
	addresses are tourslated into physical addresses by								
	The processor's paging mechanism  It paging is not enabled, these linear								
	addresses are the some as physical addresses.								
The same	Galaresses are the pointe to proper	100							
	Debug control Rayister: (DR7)								
	The debug control registers helps to define								
	the debuy condition and selectively enables and								
	disables those Conditions.								
	00 - Break on instruction execution only								
	01 - Break on alata writes only	1							
	10 - Undefined								
	11 - Break on data roads con writes								
	but not instruction fetches.								
	Dobug Status Register: (DR6)								
	The debug status register permits the								
	debugger to determine which debug conditions have								
	occurred.								
OR		- 9 L							
	1 EN R/W LEN R/W LEN R/W DD E E E 3 3 2 2 1 1 8 B R B B B B B B B B B B B B B B B B B	1000							
DRG	0000000000 TSD00003210								
PR 5	Leiernea .								
Do	4 Reserved								
	Breakpoint 3 linear address								
DR3	The state of the s								
DR 9	Breakpoint & linear address								
b <sub>R</sub>	Break point 1 linear address								
	Breakpoint o Linear address								
10	Ro								




	Test Registers 1- Tro > TR:								
	registers IPb and TRy wore provided								
	for the purpose of testing.								
	16 was the Test command reviews and								
	Try was the test data register.								
	these registers were accessed by Variants								
	of the Mor instruction.								
-	A test register may either be the Lource								
	operand or the destination operand.								
	.The Mor instruction are defined in both								
	real-address mode and protected mode								
	The test registers are provileged								
	mesources.								
	Expression and South State State of the Stat								
	HE THE STREET THE PARTY OF THE								
1	A Design of the second of the								
D									
-									
-									
-	The state of the s								

G





1) Introduction to 80386 protection mode: All the capabilities of 80386 are available for utilization in its protection mode of operation The 80386 in protection mode support all the Software written for 80286 and 8086 to be executed under the control of memory management and protection abilities of 80386. The protected mode allows the use of additional instruction, addressing modes, and capabilities Addressing in protected mode: In this mode the stegment of contents of stegment negisters are Used as esolectors to address descriptors which contain the Segment limit base address and acress rights byte of the asegment. Selector OFESET Sepment limit up to . AaB Memory address Base address Descriptos . Protected mode of 8038C



The Selector is used to sepecify on index into a table defined by the operating signer. The table includes the 32 bit base address of a given degenent The physical address is obtained by Zumming the hase address obtained from the table with the office Viertual 8086 mode:-The 80386 allows the execution of 8086 program in both real mode and visited mode ie Vishal mode. Virtual 8486 mode provides the system designer the most floribility of out of two modes so) Roal and protection visitual addressing mode.

The virtual mode allows the execution 8086 programs, by taking full advantage of the 30386 protection mechanism. Hence it allows the spirmultaneous execution of 8086 03 with its application, and 80386 08 The major difference between 80386 Real 4 protected mode is the way that segment protectors are interpreted. When the processor is operating in virtual mode the segment registers are used in identical to real mode The 80386 offres facility to the 05 for Sepecifying which programs use some of yell address mechanism, and which program use protected made addressing on a per task basis. By the use of paging memory managemen the one MB address space of virtual mode task can be mapped anywhere in the 400 of linear address space of 80386





the paging divides the memory into a fixed size pages The Regments are supposed to be the logical segments of the program but the pages do not have any logical relation with the program. The pages are the just fixed size portions of the program module (or) data. The advantage of paging scheme is that the complete stegment of a task need not be in the physical memory at any time. only few pages of the Segments, which are required currently for the execution need to available in physical memory. whenever the other pages of task one required for execution. How may be fetched from the Secondary storage Thus paging mechanism provides an effective technique to manage the Physical memory for multitasting Paging Unit: The paging unit of 80386 uses a low level table mechanism to convert a linear address by Regmentation unit in to physical addresses task into pages, each size 4k. The tax is further handled in terms of its pages rather than assegment. Paging unit handles every tasks in terms of three components namely page directory, page tribles and pages itself



	B. d.											
	Page directory:											
	This is at most 4k byts in office.											
	Each directory contains pointers to 1024 pages											
	31-12	11-9	8	7	6	5	4	3	2	1	6	1
			-									
	Address	DS	0.	D	D	ħ	0	0	Us	R/W	P	
		The L	Ruby			4	16		المروا		dadio	-
	P = 1	P = 1 means pages is present in memory										
	Byw = 0 means Readonly for uses											
	U/s = 1 mean user page											
	A = 1 means page has been accessed											
	0 = 1 means undefined for page directory entry											
	08 = bit can be used for LRV & are											
	defined by os											
	-40 alim	in bridge		2/10	Boy	0	a mark	1	SUNT?			
	Memory Segmentation 803.86											
	Logical address : Consist of Seyment											
	abelector and offset											
	The sociector is available in degment											
	megister											
	the offset is calculated by the processor by											
	adding base, index, and displacement fields.											
		The .	Segm	enta-	Hon	un	i+ c	nnvo	rft th	. (	pairal	
	address	to lin	oar	a	ldre	88	Usin	4 1	the	08em	ent_	
	Ciegcubia	y in	licat	ed	pil	the	3	egme	n+ SE	elector	,	
		MOUX	add	ress	1-		1				10	
	address	when th	2 1	pagi	ng	is	disa	bled	the	lic	ear	
	address	15 00	Lually	1	the	phi	pical	ad	dress.	and	10	_
		Sille!	me	- 20	ung	10	9	nable	d off	no l	inear_	
-	address	15 (	Cohve	rted		40	thy	ical	add	ress	through	gh
1	Paging											

