


Microprocessor CSE . . . Unit :2 . The Microprocessor & its Architecture Introduction: In 1978, Intel released its first 16-bit microprocessor, the 8086. The 8086 can address (IMB = 800 by tes) of memory; as it has a 20 bit address Bus. The width of the data bus in the 8086 is Another feauture in the 8086 is the presence of a somall six-byte instruction queue in which the instructions fetched from the memory care placed before they are executed. It is a rapin, Dual Inline packaged To *) Architecture of 8086:-11 The functional block diagram of 8086 is Bubdinded into two units: i) An execution Unit !---which includes the ALU, eight 16-bit negister 16-bit flag register and a control unit 11) A Bus interface unit: It consist of four 16-bit segment negisters (Cs. Ds, 38 2 ts), a 16-bit instruction pointer (Ip) a six byte instruction queue, . l. a bus control logic. man of armed (22) day of the 1) The Bus interface Unit (BIU) Function: (55) tarmers also 1) It forch the instruction (ox) data from memory of It write the data to memory 3) It write the data to ports (110 posits) 4) It meads data from posits. col searth and out object towards ofor Securedo and all

Propognima · V · Doijacl





Stack Segment (SS) holds the base address for the ES [Extra segment] holds the base address for the extra segment. Instruction Queue:
It is a 6-bit Queue. The Bus interface unit person its operation in parallel with execution This Aueue is used in 8086 in order to peaform pipelining: At the time of decoding and execution, the BIU fetches the Sequential upcoming Instructions and stones it in the gueve. The queue exhibits .. FIFO behavion. 2) Frecution Unit: - 10 How of the single The Execution unit (EU) performs the decoding and execution of the instructions that are being fetched from the desired memory locations. Functions -1) It is used to tell where to fetch the instruction and data from to the bus interface unit 2) To decode the instructions 3) To Execute the instructions 1) It contains the control unit to person Various internal operations. Functional Parts:
1) General purpose Registers 2) Pointer and index Registers 3) Arithmetic Logic Unit 5) Timing & control onit.



1) General purpose registers: The Execution unit consist of 16-bit general purpose registers -. Ax, Bx, Cx, Dx. Among these registers Ax, BX, CX, DX can be further divided into two 8 bit negister AH AL, BH BL , CH CL , DH DL 7 8-bit Ax .Bx , cx Dx - 16 bit . Ax: At is used as a accumulator. It is used in the multiply, divide, and input a output operation Compet introducts of related the order or actions Bx: - It is used to refer data in the memory using the look-up table technique. cx:- ex is used to hold the count value The

count value indicates the number of times the some code has to be executed, no of times the data item has to be shipped fro-tated.

DX:- It is used to hold a part of the negalt during a multiplication: operation and a part of the dividend before the division operation.

Total turbers? self stances of the 2) Pointer and Indexed register. The 8086 microprocessor has two pointer register and two indexed register. Pointer Index registes !!!

- 2) Boise pointer 2) Destination indee. Stack pointer: (3p)

 Stack pointer is used to hold the affect



elddness of the data obtoned at the top of the Stath Segment. The Statt, pointer register is used along with the setacts segment (33) to decide the address at which the data is to be pushed con popped . of least the transfer of the transfer

Base Pointex: - (BP):

It is also used to hold the address of the data to be read from con written into the Stack Segment was all they all was a

Source index (80)

The is used: to hold the address of the String Instructions.

Dostination index (DI):-

. It is used to hold the address of the destination data while executing string the instructions


3) Anthmetic e Logic unit: The ALU is 16 bit and it performs assistametic 1. logical operations It performs 8 bit and 16-bit data.

Addition, Substraction, multiplication & division helden to Ti - othe There is enabled

4) Hag registers:

In this 16 bit flag the of flags are used and genaining of flags are unused. The 9 flags in the flag negister classified

into status stag & control flags.





-Plags. The status Places are carry flag (CF);

Auxillary carry flag (DF), Zero flag (Zr),


Sign flag (SF) a zero flag (DF) (of) overflow flag.

The control flags are direction flag (DF). Interrupt flag (IF), Trap flag (TF): It controls the operation of the cpu. 1= 09 CF: - carry flag holds the carry after an 8-bit low D= CNO 16-bit Substraction. F=1,0=0 PF: - Parity flag - odd parity (0) e even parity) AF! - Auxillary carry It also holds the carry after addition (on substraction con Logic operation. P=1, N=0 SF: Sign flag -- Holds: the anithmetic Sign of the result after an anithmetic con logic instruction is executed. Correctly TP: - Trap flag used to debug a prigram: DF:- Direction flag : If D=0. the inegisten eve automatically incremented it is D=1 . the nogisters are decremented. I SI DI registers. TP: - Interript flag If IF=0 . the INTR pin is disabled if IP=1, the INTR pin is enabled of: - Overflow flag -> For 8-bit clate the value
is in between -128 = 80H & +127 = 7FH, For 16-bit -32, 768 = 8000H & +32, 767 = 7FFFH. If the result cross the limit the overflow of data occur. 34,85






v) Real Mode Addressing. The 80286 and above operate in eithers the real or protected mode. only the 8086 & 8088 Operate exclusively in the real mode. Real made operation allows the microprocessor to address only the first IM byte of memory Note that the first I'm byte of memory is called either the real memory (or) conventional memory system. Real mode operation allows application osoftware written for the 8086/8088, which contain only im byte of memory, to function. windows not operate in the real mode The Dos operating system requires that the microprocessor operates in the real mode: Segment and offset:-A combination of a segment address and an offset address access a memory location in the real All real mode memory addresses must consist of a segment address plus an officet address. The segment address located within one of the Beginnent registers, defines the beginning address of any The offset address spelect any location with In the 64k - byte memory segment · for example; The memory segment that begins at location 10,000H and ends at 1 position IFFFFH - 64k by to It Shows how an offset address Bometime



called as displacement, Footh selects location , 15000H in the memory system. Note that the offset (or) displacement is the distance above the steam of the segment

is 64 Kin length, once the beginning address is known in the ending address is found by adding

For ey:- A segment register contains, 3000H
the first address of the segment is 30,000H
[3000 H + 0] and the last address is calculated
by using the formula starting address plus
FFFF: H: Ther ending address: is 3FFFF H





Example of real mode Se	ment a	Idnesses
-------------------------	--------	----------

Begment tegister	Stanling Address	Ending Address
2000 H	20000H	2 FFFFH
200111	20010H	3 000LH
2 100 H	2100011	BOFFEH !
ABOOH	ABOOOH	BAFFFH
1234 H	12340H	2233FH

15340

Default sepment and Ofter Registers:

The microprocessor has a spet of rules that apply to soegments whenever memory is addressed; those rules apply in the real and protected mode define the segment register & offset register combiner for example:

The code degment register is always used with the instruction pointer to address the next instruction in a program. This combination is as: IP

The code Segment register defines the astart of

the code segment and instruction pointer locates the next instruction with in the code segment.

	Segment	offer	Special Purpose
	CS	TP	Instruction address
•		3P, BP	Stack address
	DS.	BX, DI, ST	Data address
-93		an 8-bit n	umber
-	- Cont	16-bit num	ber
-1	E8_	· · DI for	String String destination
ole:		Instruction	address

Segment and offset Combinations

we can specify the data through register or an memory address Another default combination is the stack . Stack data are referred through the stack Begreent at the memory location enddressed by either the \$tack pointer (or) base pointer (33/37). Addressing Modes the data to be operated by an inheritor Data Addressing Mode: - 13 defined as the way of specifying The term effective address (EA) represent the Offset address of the data within a segment, which is obtained by different methods, depending upon the addressing mode that is used in the instruction. Let 118 assume that the Various negisters in the 8086 have the following values offered in them . For 9:-Register C3 D3 S9 ES BX BP 81 D1 Stored 1000H 8000H 4000H 6000H 2000H 1000H 3000H There are different data memory addressing modes are as follows i) Direct addressing -1 2) Base addressing 3) Base relative addressing A) Indox addressing 5) Index relative addressing 6) Base plus index addressing 7) Base relative plus index addressing 1) Direct Addressing :-

In this mode, the 16-bit offset address of the data within the Begment is directly given in the Instruction.

Example :-In this instruction, the effective address is a) MOV AL, [1000 H] 1000 H. Since the destination is an 8-bit register DS KIOH LEAV = 3000H X 10H + 1000 H = 30000H + 1000 H - 31000 H b) MOV BX, [2000 H]. It is a 16-bit register soince Bx is 16-bit DSXIOH + CA = 3000 X10 + [2000 H] = 30000 + 2000 H = 32000H [Note: - Since a word contain two bytes, the bytes present at the memory addresses 3000# and 32001H are moved to BL and BH mespectively) 2) Base Addressing: In this mode, EA is the content of the BX (or) BP register. When Bx 18 present data is taken from the data segment and when BP is present, data is taken from stack segment Example :a) MOV CL, [BX] Memory address (EA) = D8 NIO + (BX) = 32000н. b) Mov Dx, [Bp] EA = . S3 X10+[BP] = 4000 X10 + 1000 = 40,000 + 1000 = 41000H.




3) Base Relative addressing: In this mode, En is obtained by adding the content of the base register with an 8-bit (on) 16-bit displacement The displacement is a stigned number with negative values represented in 2's Complement form. The 16-bit displacement value ranges from -32 76 8 to + 3 2767 The 8-bit Values is -128 to 127. Example: a) Mov Ax, [Bx+5] Memory address = D8×10H + (Bx +5) 30000 H + 2000 H + 5 2 32 005 H The coord from the memory address 32005H is mead & shored in AL. b) MOV CH, [BX-100H] EA = DSX 10H + (BX) - 100H = 30000H + 2000H - 100H = 31 FOOH. 4) Index Addressing: In this mode EA is the content of SI and DI register, The data is taken from the data Begment. a) Mov BL (8t) Memory address = DSXIOH +SI = 3000 X 10 H + 1000 H = 31000 H A byte con word is read from 31000 H

and stored in BL.



b) MOV CX, [DI) Memory address = D8 x10H + (DF) = 30000 H + 3000 H = 33000H A woord from memory address 33000H is mead and stored in cx. 5) Index relative addressing!-This mode is some as the base relative addressing except that instead of BP 600 BX negister, the 81 (or) Di negister 18 Used. ay Mov BX [81. -100 H]. Momory address = DS XIOH + (SI) - 1004 = 80000 H+ 1000 H- 100 H = 30F00H b) MOV CL, [DI +10H] Hemo CA = (DI)+10H Memory address - DSXIOH + (DI) + 104 = 30000 H +3000 H +10 H = 33010 H B) Base plus index addressing !-In this mode, EA is obtained by adding the content of base negister and index register a) Mor Ax, [Bx+st] EA = [BX+8T] Mamory Address = DSXIOH + (BX) +(ST) = 30000 H+ 2000H + 1000H = 33000 H



I) Base relative plus index addressing:

The this mode to is obtained by adding the content of a base negister, index, and a displacement.

a) Mov CX, [BX+8] +SOH)

EA = [BX)+ (31) + (20H)

Memory Address = D8 XIOH + (Bx) + (SE) + SOH

= 30000 H + 2000H + 1000 H + 50 H

A word from the memory address 33050H is mead 1 Stored in Cx.

+) Program Memory Addressing Mode:-

the program memory addressing mode closed with distinct Porms

1) Direct

2) Relative

3) Indirect

1) Direct :-


Direct program memory addressing stones both the Segment and offset address where the control has to be transferred with the opcode.

The instruction is equivalent to JMP 320004 when it is executed, the 16-bit affect value 20004 is loaded in the IP negister and the 16 bit value BODDY is loaded in Cs.

when the microprocessor calculates the memory address from where it has to fetch the

instruction using the relation CSXION+IP. the address
32000H is obtained using CS and IP values.

(oprode) (10wer (IP-Higher (CS-10wor) (O2-Higher) CSXIDH+IP = 32000 H. This type of jump is known as inter-septer jump using which the microprocessor can jump to any memory locations within the memory system (i-e) within IMB. It is also known as FAR jump a) TMP FAR PTR CONTINUE b) THP FOR PTR SIMULATE The assembler directives FAR PTR 15 Sometime used to indicate the Inter- segment jump instruction. In above example continue & Simulate are the labels of memory locations that age present in the code segment 2) Relative Addressing . -The term relative means relative to the instruction pointer (IP). Relative JMP & CALL instructions contain either an 8-bit (or) 16-bit signed displacement, which is added to the instruction pointer, Based on the new value of TP. the address is calculated by using the formula CSKIOH + TP The 8-bit 60 16-bit signed displement allows a broward (or) reverse memory reference depending on the Bign of the displacement is incremented by the displacement value. If displacement is negative the to is decremented



A one-byte displacement is used in the school jump, call instructions. A two-byte displacement is used in the near jump e all instructions. An 8-bit displacement has a jump rarge between -128 to 127 & 16-bit displacement has a Jump range from -32768, +32767

The Opcode for the relative short ump & near jump Instructions are EBH & E9H THP START OVER THP NEAR PTR FIND . OVER + FIND are the labels of memory locations that age present in the code segment. The assemble of directives SHORT & NEAR PIR is used to indicate the Short jump + near jump. B) Indirect Addressing: The indirect jump (on) call instructions use a 16-bit register (AX, BX, CX, DX, SP, BP, ST or DI) a relative register (BP), (BX), (DI) or (8I) or a relative register with displacement. The opcode of the indirect jump instruction is FFH. It can be either inter-syment (or) intra segment indirect jump. If a 16-bit register holds the jump address in an indirect JMP instruction, the operation is near jump. If the Cx negister contains 2000H and the jump cx instruction present in a code organist is executed. the microprocessor jumps to the offset address 2000H in the current code
segment to take the next instruction for
execution (this is done by loading the IP with
the content of CX, without Changing the content of CS)



8) Stack Memory Addressing mode: The Stack is used to hold the data temporarily during program execution and also used to obtone the neturn address for procedures The obtack memory is a last-in first out memory (IIFO). Data are placed into the stack using push and taken out using the pop instruction The CALL instruction is used to hold the neturn address for procedures and RET instruction is used to remove the return address from the The stack segment is maintained by two register stack pointer (SP) and stack segment (SS) Data is pushed or popped from the Stack as words (16-bit data), Since bytes (8-bit data) cannot be used with the push & pop instruction when a word of data is pushed into the obtack, the higher order eight bits of the word 8P-1 (i.e the address SSXIDH+SP-1) and the lower order 8-bits of the word are placed in the memory location repecified by (3P-2) (i-e) the address (88×10H+SP-2) Fg:-PUSH AX - Push the content of Ax in to Stack push be - Push the Content of Ds in a Stack PUSH Dx - Push " 1, * Dx in to Stack. PUSHF instruction is used to push the flag register content in to the offack.



pop Bx - Pop the content of Bx from the Stack pop Es - Pop " + 1 Ex " " " POP [BP] Pop " " BP " " "

The popf instruction is used to pop a word astored in the stack moved into the flag register.

Push Bx. Bx = 1234

SP = 2000 H.

SP-1 = H

1999 = 34

SP-2 = L.

1998 = 12