Unit No 3- 2 Input and Output Organization *Accessing J/O devices - In Computing, I/O refers to the communication between an information processing ays too and Outside the woold. - Imput are the signals or date occeived by the system Bus - Duplet are the signals or dade sont from it. - I/O devices are used by person or othe system to communicate with computer. connect multiple subsystem.

Ho But and Interfere Modeles \$ I/O Bus * Dutalines * Address lines

* Coortrol lines

* Interface Modules

Processor

To device. 1 _ ... Ito devicen - A but is shared arrowning ten link which was one set of wines to

Messessy

- Most modern computer use single bus arrangement for connecting I/o devices to CPU & Momond - The buy onables all the devices

Connected to it to exchang inft.

3	
Bus consists at 3set of lines Address, Dester Control Processor places a particular address (unique for an I/O Destres) on address lines Destre relich necognizes this address nesponds to the commands is used on the control lines. Processor requests for either had/orde The doctor will be placed on Dealer lines. Processor Interfere interface interface	# I/O Command # Control Command # Steeles Command # Joseph Command # Ouper Command Duper Command Duper Command Dise two separate buse memory and other # I/O Bas versus Memory Note two separate buse memory and other # I/O Freceiver A) Use one common bus # INJOUT: I/O Instruct # MOV or LD: Memory of Cond F/O with common Intes: Memory Mapped
display Printer disk/	Mover LD: 5/0 and in sead/corite Instruct

& states commonay & Lorpet command + Ochat Corromand O Bus versus Memory Bus mputer putes can be used to se two separceds buses, one der emony and other for Flo * 5/2 Processer se one common bus der beth

Torpi

ermony and Flo but have separate ortrolleres for Ouch: Isolated 110 or 110 Mapped 710 INJOUT: I/O Instruction MOV or LD: Momory read/write Freto

e one common bus ter momony of the with common control es: Memory Mapped \$10 Mover LD: 510 and Memory read/corite Instruction

Imput /Output Mechanism Momony - mapped 3/0 Programmed Flo Findersupts Direct Momory Access * Memory - Mapped I/O ?-- I/O devices and the moment share the same address space, the direct memory mapped Ilo - for memory-mapped \$10, partions of address space are assigned to Ilo devices and reads and write to those addresses une interpreted as community to the Ho device. * Programmed Ilo & - In this case, use dedicated \$10 instructions in the processer. - these \$10 instructions can specify both the device numbers and the

- The processor communicates the device address vio a set of wines normally Included as part of the flo bus. - The actual command can be transmitted over the data lines in the bus, & Interrupt :-- When a Process is executed by the CPU and when a user Request for another Process, then this will create disturbance for the Raming Process.

the Raming Process.

This is also called as interrupt

Interrupts can be generated by

Noes.

Type of Interrupts

* Internal Interrupt

* Software Interrupt

* Enternal Interrupt

- DMA Controller acts as a processor but it is controlled by CTU.

- To initiate transfer of a block of words the processor sends

- The starting adobess of themeny

- The word count

- Control to specify the mode of transfer such as reador write

- A control to stort the DMA transfer

	72 7	7614 75	uter terce		
_	First	register	r store the	starting	addes

- Second register stone word cant

- Third register contains states and contact Hags.

Bits and Hags	1	0
RIW	READ	Hrite.
Done	Doeder transfer Linishes	
JR9	Interrupt request	
JE	Raise interrupt Comple	

DMA Controller In a Computer on the bus are-System 1) Synchronous 2) Asynchronous Main Processor 1) Synchronous busmemory - This type of protocol curs be implemented easily en a sonal finite state machine. Network K Interface -BR(Bus Request) CPV for bues -BG(Bus Grant) BG Olp to inform OMH
-CPV activates erre available. Porterface Igaic will be small. Synchronous buses have two major disad. When DMA takes controls of bus system the transfer with memory can be made on the following ways a) Burst transper mode If they are feet b) Cycle stealing mode

AThe two basic schemes for commoun

-If a bus is synchronous(eg. procesor-memory), it includes a clock in the compred lines and a fixed protocol for communicating that is relative to the clock.

- Because the Protocol is predetormined and involves little logic the bus arm very test and the

- Firey device on the bus must run at the same clock rate ->and, because of clock skew problems Synchropaus buses am not be long

(1)of Interface Circuits= 2) Asynchronous bus 5 * Address Decoder - It is not clocked. - It is can accommodate a wide * Control Croccents Variety of devices, and the bus * Doder registers can be lengthened without States registras worming about clock skew or - This required to co-ordinate I/O Synthronization problems. tranders constitute the devices Protectace circuits. To coordinate the transmission Memor of duter between sender and receiver on asynchronous bus uses a handshaking protocol Processer Contract Dala & status Address (ontro ocastes circuits Decoders Imput device (s)