```
module fpu mul (
   input wire
                    clk,
   input wire
                     rst,
   input wire
                     sign_a,
   input wire [10:0] exp a,
                               // 1.M (includes implicit 1)
   input wire [52:0] mant a,
   input wire
                      sign b,
   input wire [10:0] exp b,
   input wire [52:0] mant b, // 1.M (includes implicit 1)
   output reg
                      result sign,
   output reg [10:0] result exp,
   output reg [52:0] result mant,
   output reg
                      ready
);
   // Internal registers
   reg [105:0] product; // 53x53 = 106 bits
   reg [10:0] raw exp;
   reg [52:0] final mant;
   always @(posedge clk or posedge rst) begin
       if (rst) begin
           result sign <= 0;
           result exp <= 0;
           result mant <= 0;
           ready <= 0;
       end else begin
           ready \leq 0;
           // 1. Compute result sign
           result sign = sign a ^ sign b;
           // 2. Compute raw exponent
           raw exp = exp a + exp b - 11'd1023;
           // 3. Multiply mantissas
           product = mant a * mant b; // 106-bit product
           // 4. Normalize result
           if (product[105]) begin
               final mant = product[105:53];  // Already normalized
               result exp = raw exp + 1;
           end else begin
               final mant = product[104:52];  // Needs normalization
```

`timescale 1ns / 1ps

```
result_exp = raw_exp;
end

// 5. Handle underflow (flush to zero)
if (result_exp <= 0) begin
    result_exp = 0;
    result_mant = 0;
    result_sign = 0;
end else begin
    result_mant = final_mant;
end

ready <= 1;
end
end
end
end
endmodule</pre>
```