IEEE 754 Double Precision FPU Operation Explanations

Test Case Explanations

1. ADD: 1.5 + 2.0 = 3.5

- $A = 1.5 \Rightarrow Hex: 3FF8000000000000$
- IEEE 754 Format: $(-1)^S \times 1.M \times 2^{(E-1023)}$

- Align mantissas (shift A's mantissa): $1.5 \rightarrow 0.75$ when aligning exponents
- Add: 0.75 + 1.0 = 1.75
- Normalize: $1.75 = 1.11_2$, exponent = 1025

2. SUB: 3.5 - 2.0 = 1.5

- $\bullet \ A=3.5 \Rightarrow 400 C000000000000$
- A: $3.5 = 11.1_2$, exponent = 1026
- B: $2.0 = 10.0_2$, exponent = 1024
- Align B's mantissa to A's exponent: shift right 2 places $\Rightarrow 0.5$
- Subtract: 1.75 0.5 = 1.25
- Normalize: $1.25 = 1.01_2$, exponent = 1023

3. MUL: $1.5 \times 2.0 = 3.0$

- $A = 1.5 \Rightarrow 3FF8000000000000$
- Exponents: $1023 + 1024 = 2047 \Rightarrow \text{Bias} = 1023 \Rightarrow \text{Final} = 1024$
- Mantissas: $1.5 \times 2.0 = 3.0$
- Normalize: $3.0 = 1.5 \times 2^{1}$, exponent = 1025
- \bullet Result = 400800000000000

4. DIV: $3.5 \div 0.5 = 7.0$

- $A = 3.5 \Rightarrow 400000000000000$
- $\bullet \ B=0.5 \Rightarrow {\tt 3FE0000000000000}$
- Exponents: 1026 1022 = 4 + bias = 1027
- Mantissas: 3.5/0.5 = 7.0
- Normalize: $7.0 = 1.75 \times 2^2$, exponent = 1025 + 2 = 1027
- Result = 401C000000000000

5. ADD ZERO: 0 + 0 = 0

- $A = 0.0 \Rightarrow 000000000000000$
- $B = 0.0 \Rightarrow 000000000000000$
- Both are zeros, result is zero.
- Result = 0000000000000000

6. MUL INF: INF \times 2.0 = INF

- $\bullet \ \ A = +INF \Rightarrow 7FF000000000000$
- INF \times finite = INF
- Result = 7FF0000000000000

7. ADD NaN: NaN + 1.5 = NaN


- $A = NaN \Rightarrow 7FF8000000000000$
- $\bullet \ B=1.5 \Rightarrow \texttt{3FF800000000000}$
- Any operation with NaN results in NaN
- Result = 7FF8000000000000

```
module fpu addsub (
   input wire
                      clk,
   input wire
                      rst,
                                        // 0 = add, 1 = subtract
   input wire
                       op,
   input wire
                       sign a,
   input wire [10:0] exp a,
   input wire [52:0] mant a,
                                       // includes implicit 1 (total 53 bits)
   input wire
                       sign b,
   input wire [10:0] exp b,
   input wire [52:0] mant b,
                                       // includes implicit 1 (total 53 bits)
   output reg
                       result sign,
   output reg [10:0] result exp,
   output reg [52:0] result mant,
   output reg
                       ready
);
   // Internal variables
   reg [10:0] exp diff;
   reg [52:0] aligned mant a, aligned mant b;
   reg [53:0] mant sum;
   reg [53:0] mant_diff;
   reg
              sign b eff;
   reg [10:0] exp max;
   reg [5:0] shift amt;
   reg [53:0] mant norm;
   integer
              i;
   always @(posedge clk or posedge rst) begin
        if (rst) begin
           result sign <= 0;
           result exp <= 0;</pre>
           result mant <= 0;</pre>
                   <= 0;
           ready
       end else begin
           ready \leq 0;
            // Effective sign for operand B (flip if subtract)
            sign b eff = (op) ? ~sign b : sign b;
            // Exponent alignment
            if (exp a > exp_b) begin
                exp diff
                          = exp a - exp b;
                aligned mant a = mant a;
                aligned mant b = mant b >> exp diff;
```

```
exp_max
                  = exp a;
end else begin
               = exp b - exp a;
    exp diff
    aligned mant a = mant a >> exp diff;
    aligned mant b = mant b;
    exp max
                  = exp b;
end
// ADDITION (same signs)
if (sign a == sign b eff) begin
    mant sum = \{1'b0, aligned mant a\} + \{1'b0, aligned mant b\};
    if (mant sum[53]) begin
        result mant = mant sum[53:1];
        result exp = exp \max + 1;
    end else begin
        result mant = mant sum[52:0];
        result exp = exp max;
    end
    result sign = sign a;
end
// SUBTRACTION (different signs)
else begin
    if (aligned mant a >= aligned mant b) begin
        mant diff = {1'b0, aligned mant a} - {1'b0, aligned mant b};
        result sign = sign a;
    end else begin
        mant diff = {1'b0, aligned mant b} - {1'b0, aligned mant a};
        result_sign = sign b eff;
    end
    // Normalize the result
    mant norm = mant diff;
    shift amt = 0;
    for (i = 53; i >= 0; i = i - 1) begin
        if (!shift amt && mant norm[i]) begin
            shift amt = 53 - i;
        end
    end
    result mant = mant norm << shift amt;
    result exp = (exp max > shift amt) ? (exp max - shift amt) : 0;
    // Optional: If result is zero, sign is positive
    if (mant diff == 0)
        result sign = 0;
end
```


ready <= 1;
end</pre>

end endmodule



```
module fpu div (
   input wire
                     clk,
   input wire
                      rst,
   input wire
                      sign a,
   input wire [10:0] exp a,
   input wire [52:0] mant a,
                                // 1.M
   input wire
                      sign b,
   input wire [10:0] exp b,
   input wire [52:0] mant b,
                               // 1.M
   output reg
                      result sign,
   output reg [10:0] result exp,
   output reg [52:0] result mant,
   output reg
                      ready
);
   reg [105:0] dividend ext;
   reg [52:0] quotient;
   reg [10:0] raw exp;
   always @(posedge clk or posedge rst) begin
       if (rst) begin
           result sign <= 0;
           result exp <= 0;
           result mant <= 0;</pre>
                 <= 0;
           ready
       end else begin
           ready \leq 0;
           // Sign
           result sign = sign a ^ sign b;
           // Exponent
           raw_exp = exp_a - exp_b + 11'd1023;
           // Divide mantissas with precision
           dividend ext = {mant a, 53'b0}; // 106-bit numerator
           quotient = dividend ext / mant b; // Result is 53-bit
           // Normalize quotient
           if (quotient[52]) begin
               result mant = quotient;
               result exp = raw exp;
           end else begin
               result mant = quotient << 1;
```

```
result_exp = raw_exp - 1;
            end
            // Handle underflow
            if (result_exp <= 0) begin</pre>
                result_exp = 0;
                result_mant = 0;
            end
            // Handle overflow
            if (result_exp >= 11'b1111111111) begin
                result_exp = 11'b1111111111;
                result mant = 0;
            end
            ready <= 1;
        end
   end
endmodule
```




```
module fpu mul (
   input wire
                    clk,
   input wire
                     rst,
   input wire
                     sign_a,
   input wire [10:0] exp a,
                               // 1.M (includes implicit 1)
   input wire [52:0] mant a,
   input wire
                      sign b,
   input wire [10:0] exp b,
   input wire [52:0] mant b, // 1.M (includes implicit 1)
   output reg
                      result sign,
   output reg [10:0] result exp,
   output reg [52:0] result mant,
   output reg
                      ready
);
   // Internal registers
   reg [105:0] product; // 53x53 = 106 bits
   reg [10:0] raw exp;
   reg [52:0] final mant;
   always @(posedge clk or posedge rst) begin
       if (rst) begin
           result sign <= 0;
           result exp <= 0;
           result mant <= 0;
           ready <= 0;
       end else begin
           ready \leq 0;
           // 1. Compute result sign
           result sign = sign a ^ sign b;
           // 2. Compute raw exponent
           raw exp = exp a + exp b - 11'd1023;
           // 3. Multiply mantissas
           product = mant a * mant b; // 106-bit product
           // 4. Normalize result
           if (product[105]) begin
               final mant = product[105:53];  // Already normalized
               result exp = raw exp + 1;
           end else begin
               final mant = product[104:52];  // Needs normalization
```

```
result_exp = raw_exp;
end


// 5. Handle underflow (flush to zero)
if (result_exp <= 0) begin
    result_exp = 0;
    result_mant = 0;
    result_sign = 0;
end else begin
    result_mant = final_mant;
end

ready <= 1;
end
end
end
end
endmodule</pre>
```



```
module fpu pack (
   input wire
                     sign,
                                     // Final sign bit
   input wire [10:0] exponent,
                                     // Final exponent (after normalization)
   input wire [52:0] mantissa,
                                     // Final mantissa (with implicit 1)
                  is_zero,
                                   // Input was zero
   input wire
   input wire
                     is inf,
                                    // Input was infinity
                                     // Input was NaN
   input wire
                     is nan,
   output reg [63:0] out
                                     // 64-bit IEEE 754 packed output
);
   // Constants for special values
   localparam [10:0] EXP INF = 11'b11111111111;
   localparam [51:0] QNAN PAYLOAD = 52'h000800000000; // quiet NaN payload
   always @(*) begin
       if (is nan) begin
           // NaN: Exponent = all 1s, mantissa ≠ 0 (quiet NaN format)
           out = {sign, EXP INF, QNAN_PAYLOAD};
       end
       else if (is inf) begin
           // Infinity: Exponent = all 1s, mantissa = 0
           out = {sign, EXP_INF, 52'b0};
       end
       else if (is zero) begin
           // Zero: All bits zero except sign
           out = \{sign, 11'b0, 52'b0\};
       end
       else begin
           // Normalized number: pack result, drop implicit 1
           out = {sign, exponent, mantissa[51:0]};
       end
   end
```

endmodule



```
module fpu 64bit tb;
   reg
                clk;
                rst;
   reg
   reg
                start;
   reg [1:0] op;
   reg [63:0] a, b;
   wire [63:0] result;
   wire
                ready;
   // Instantiate the FPU
    fpu 64bit uut (
        .clk(clk),
        .rst(rst),
        .start(start),
       .op(op),
        .a(a),
        .b(b),
        .result(result),
        .ready(ready)
   );
   // Clock generation
   always #5 clk = \simclk;
   // Task to apply one test
   task test op(input [1:0] test op, input [63:0] in a, input [63:0] in b, input
[255:0] op name);
       begin
            @(posedge clk);
               = test op;
            op
                  = in a;
                  = in b;
            start = 1;
            @(posedge clk);
            start = 0;
            wait (ready);
            $display("[%s] A: %h, B: %h => Result: %h", op name, in a, in b,
result);
        end
   endtask
```


```
// IEEE 754 double precision numbers
// Format: Sign(1) + Exponent(11) + Mantissa(52)
// Examples:
localparam [63:0] A 1 5 = 64'h3FF800000000000; // 1.5
localparam [63:0] B 2 0 = 64'h4000000000000000; // 2.0
localparam [63:0] C 3 5 = 64'h400C00000000000; // 3.5
localparam [63:0] D 0 5 = 64'h3FE000000000000; // 0.5
localparam [63:0] E 0 = 64'h0000000000000000; // 0.0
localparam [63:0] F INF = 64'h7FF000000000000; // +INF
localparam [63:0] G NAN = 64'h7FF800000000000; // NaN
initial begin
    $display("==== FPU 64-bit Testbench Start ====");
   clk = 0;
   rst = 1;
    start = 0;
    op = 2'b00;
   a = 64'd0;
        = 64 \, d0;
   b
    #20 \text{ rst} = 0;
    // Add: 1.5 + 2.0 = 3.5
    test op(2'b00, A 1 5, B 2 0, "ADD");
   // Sub: 3.5 - 2.0 = 1.5
    test op(2'b01, C 3 5, B 2 0, "SUB");
    // Mul: 1.5 * 2.0 = 3.0
   test op(2'b10, A 1 5, B 2 0, "MUL");
   // Div: 3.5 / 0.5 = 7.0
    test op(2'b11, C 3 5, D 0 5, "DIV");
   // Edge case: Add 0 + 0 = 0
    test op(2'b00, E 0, E 0, "ADD ZERO");
    // Edge case: INF * 2.0 = INF
    test op(2'b10, F INF, B 2 0, "MUL INF");
    // Edge case: NaN + 1.5 = NaN
    test op(2'b00, G NAN, A 1 5, "ADD NaN");
    $display("==== FPU 64-bit Testbench Done ====");
    #20 $finish;
```

end



```
module fpu unpack (
   input wire [63:0] in, // 64-bit IEEE 754 input
   output wire sign, // Sign bit
   output wire [10:0] exponent, // Exponent field
   output wire [52:0] mantissa, // Mantissa with implicit leading 1
                   output wire
   output wire
   output wire is_nan, // Input is NaN
   output wire is denorm // Denormalized number
   // Extract fields
   assign sign = in[63];
   assign exponent = in[62:52];
   wire [51:0] frac = in[51:0];
   // IEEE 754 exponent constants
   localparam [10:0] EXP ZERO = 11'b0000000000;
   localparam [10:0] EXP INF = 11'b11111111111;
   // Classify input
   assign is zero = (exponent == EXP ZERO) && (frac == 52'b0);
   assign is inf = (exponent == EXP_INF) && (frac == 52'b0);
   assign is nan = (exponent == EXP INF) && (frac != 52'b0);
   assign is denorm = (exponent == EXP ZERO) && (frac != 52'b0);
   // Add implicit leading 1 for normalized numbers
   assign mantissa = (exponent == EXP ZERO) ? {1'b0, frac} : {1'b1, frac};
```

endmodule



```
module fpu 64bit (
   input wire
                       clk,
   input wire
                       rst,
   input wire
                       start,
   input wire [1:0] op,
                                   // 00: add, 01: sub, 10: mul, 11: div
   input wire [63:0] a,
   input wire [63:0] b,
   output wire [63:0] result,
   output reg
                       ready
);
   // Internal signals from unpack
                sign a, sign b;
   wire [10:0] exp a, exp b;
   wire [52:0] mant a, mant b;
   wire
                is nan a, is nan b, is inf a, is inf b, is zero a, is zero b;
   // Unpack operands
   fpu unpack unpack a (
       .in(a),
        .sign(sign a),
        .exponent(exp a),
        .mantissa(mant a),
        .is nan(is nan_a),
       .is inf(is inf a),
       .is zero(is zero a)
   );
   fpu unpack unpack_b (
        .in(b),
        .sign(sign b),
        .exponent(exp b),
       .mantissa(mant b),
        .is nan(is nan b),
        .is inf(is inf b),
        .is zero(is zero b)
   );
   // Determine global exceptions
   wire is nan = is nan a | is nan b;
   wire is zero = is zero a & is zero b;
   wire is inf = (op != 2'b11)? (is inf a | is inf b) : 1'b0;
   // Outputs from submodules
```

```
addsub sign, mul sign, div sign;
wire
wire [10:0] addsub exp, mul exp, div exp;
wire [52:0] addsub mant, mul mant, div mant;
wire
            addsub ready, mul ready, div ready;
// ADD/SUB
fpu addsub addsub (
    .clk(clk),
    .rst(rst),
    .op(op[0]), // 0: add, 1: sub
    .sign a(sign a),
    .exp a(exp a),
    .mant a(mant a),
    .sign b(sign b),
    .exp b(exp b),
    .mant b(mant b),
    .result sign(addsub sign),
    .result exp(addsub exp),
    .result mant(addsub mant),
    .ready(addsub ready)
);
// MUL
fpu mul mul (
    .clk(clk),
    .rst(rst),
    .sign a(sign a),
    .exp a(exp a),
    .mant a(mant a),
    .sign b(sign b),
    .exp b(exp b),
    .mant b(mant b),
    .result sign(mul sign),
    .result exp(mul exp),
    .result_mant(mul_mant),
    .ready(mul ready)
);
// DIV
fpu div div (
    .clk(clk),
    .rst(rst),
    .sign a(sign a),
    .exp_a(exp_a),
    .mant a(mant a),
    .sign b(sign b),
```

```
.exp b(exp_b),
    .mant b(mant b),
    .result sign(div sign),
    .result exp(div exp),
    .result mant(div mant),
    .ready(div ready)
);
// Output selection
          final sign;
reg [10:0] final exp;
reg [52:0] final mant;
always @(*) begin
    case (op)
        2'b00, 2'b01: begin
            final sign = addsub sign;
            final exp = addsub exp;
            final mant = addsub mant;
            ready
                   = addsub ready;
        end
        2'b10: begin
            final sign = mul sign;
            final exp = mul exp;
            final mant = mul mant;
            ready
                    = mul ready;
        end
        2'b11: begin
            final sign = div sign;
            final exp = div exp;
            final mant = div mant;
            ready
                   = div ready;
        end
        default: begin
            final sign = 1'b0;
            final exp = 11'd0;
            final mant = 53'd0;
            ready = 1'b0;
        end
    endcase
end
// Final pack
fpu pack pack (
    .sign(final sign),
    .exponent(final exp),
```

```
.mantissa(final_mant),
.is_zero(is_zero),
.is_inf(is_inf),
.is_nan(is_nan),
.out(result)
);
```

endmodule