```
module fpu 64bit (
   input wire
                       clk,
   input wire
                       rst,
   input wire
                       start,
   input wire [1:0] op,
                                   // 00: add, 01: sub, 10: mul, 11: div
   input wire [63:0] a,
   input wire [63:0] b,
   output wire [63:0] result,
   output reg
                       ready
);
   // Internal signals from unpack
                sign a, sign b;
   wire [10:0] exp a, exp b;
   wire [52:0] mant a, mant b;
   wire
                is nan a, is nan b, is inf a, is inf b, is zero a, is zero b;
   // Unpack operands
   fpu unpack unpack a (
       .in(a),
        .sign(sign a),
        .exponent(exp a),
        .mantissa(mant a),
        .is nan(is nan_a),
       .is inf(is inf a),
       .is zero(is zero a)
   );
   fpu unpack unpack_b (
        .in(b),
        .sign(sign b),
        .exponent(exp b),
       .mantissa(mant b),
        .is nan(is nan b),
        .is inf(is inf b),
        .is zero(is zero b)
   );
   // Determine global exceptions
   wire is nan = is nan a | is nan b;
   wire is zero = is zero a & is zero b;
   wire is inf = (op != 2'b11)? (is inf a | is inf b) : 1'b0;
   // Outputs from submodules
```

`timescale 1ns / 1ps

```
addsub sign, mul sign, div sign;
wire
wire [10:0] addsub exp, mul exp, div exp;
wire [52:0] addsub mant, mul mant, div mant;
wire
            addsub ready, mul ready, div ready;
// ADD/SUB
fpu addsub addsub (
    .clk(clk),
    .rst(rst),
    .op(op[0]), // 0: add, 1: sub
    .sign a(sign a),
    .exp a(exp a),
    .mant a(mant a),
    .sign b(sign b),
    .exp b(exp b),
    .mant b(mant b),
    .result sign(addsub sign),
    .result exp(addsub exp),
    .result mant(addsub mant),
    .ready(addsub ready)
);
// MUL
fpu mul mul (
    .clk(clk),
    .rst(rst),
    .sign a(sign a),
    .exp a(exp a),
    .mant a(mant a),
    .sign b(sign b),
    .exp b(exp b),
    .mant b(mant b),
    .result sign(mul sign),
    .result exp(mul exp),
    .result_mant(mul_mant),
    .ready(mul ready)
);
// DIV
fpu div div (
    .clk(clk),
    .rst(rst),
    .sign a(sign a),
    .exp_a(exp_a),
    .mant a(mant a),
    .sign b(sign b),
```

```
.exp b(exp_b),
    .mant b(mant b),
    .result sign(div sign),
    .result exp(div exp),
    .result mant(div mant),
    .ready(div ready)
);
// Output selection
          final sign;
reg [10:0] final exp;
reg [52:0] final mant;
always @(*) begin
    case (op)
        2'b00, 2'b01: begin
            final sign = addsub sign;
            final exp = addsub exp;
            final mant = addsub mant;
            ready
                   = addsub ready;
        end
        2'b10: begin
            final sign = mul sign;
            final exp = mul exp;
            final mant = mul mant;
            ready
                    = mul ready;
        end
        2'b11: begin
            final sign = div sign;
            final exp = div exp;
            final mant = div mant;
            ready
                   = div ready;
        end
        default: begin
            final sign = 1'b0;
            final exp = 11'd0;
            final mant = 53'd0;
            ready = 1'b0;
        end
    endcase
end
// Final pack
fpu pack pack (
    .sign(final sign),
    .exponent(final exp),
```

```
.mantissa(final_mant),
.is_zero(is_zero),
.is_inf(is_inf),
.is_nan(is_nan),
.out(result)
);
```

endmodule