```
module fpu unpack (
input wire [63:0] in, // 64-bit IEEE 754 input
output wire sign, // Sign bit
output wire [10:0] exponent, // Exponent field
output wire [52:0] mantissa, // Mantissa with implicit leading 1
                output wire
output wire
output wire is_nan, // Input is NaN
output wire is denorm // Denormalized number
// Extract fields
assign sign = in[63];
assign exponent = in[62:52];
wire [51:0] frac = in[51:0];
// IEEE 754 exponent constants
localparam [10:0] EXP ZERO = 11'b0000000000;
localparam [10:0] EXP INF = 11'b11111111111;
// Classify input
assign is zero = (exponent == EXP ZERO) && (frac == 52'b0);
assign is inf = (exponent == EXP_INF) && (frac == 52'b0);
assign is nan = (exponent == EXP INF) && (frac != 52'b0);
assign is denorm = (exponent == EXP ZERO) && (frac != 52'b0);
// Add implicit leading 1 for normalized numbers
assign mantissa = (exponent == EXP ZERO) ? {1'b0, frac} : {1'b1, frac};
```

endmodule

`timescale 1ns / 1ps