```
module fpu pack (
input wire
                  sign,
                                  // Final sign bit
input wire [10:0] exponent,
                                  // Final exponent (after normalization)
input wire [52:0] mantissa,
                                  // Final mantissa (with implicit 1)
               is_zero,
                                // Input was zero
input wire
input wire
                  is inf,
                                 // Input was infinity
                                 // Input was NaN
input wire
                  is nan,
output reg [63:0] out
                                  // 64-bit IEEE 754 packed output
// Constants for special values
localparam [10:0] EXP INF = 11'b11111111111;
localparam [51:0] QNAN PAYLOAD = 52'h000800000000; // quiet NaN payload
always @(*) begin
    if (is nan) begin
        // NaN: Exponent = all 1s, mantissa ≠ 0 (quiet NaN format)
        out = {sign, EXP INF, QNAN_PAYLOAD};
    end
    else if (is inf) begin
        // Infinity: Exponent = all 1s, mantissa = 0
        out = {sign, EXP_INF, 52'b0};
    end
    else if (is zero) begin
        // Zero: All bits zero except sign
        out = \{sign, 11'b0, 52'b0\};
    end
    else begin
        // Normalized number: pack result, drop implicit 1
        out = {sign, exponent, mantissa[51:0]};
    end
end
```

`timescale 1ns / 1ps

);

endmodule