```
module fpu div (
   input wire
                     clk,
   input wire
                      rst,
   input wire
                     sign a,
   input wire [10:0] exp a,
   input wire [52:0] mant a,
                                // 1.M
   input wire
                      sign b,
   input wire [10:0] exp b,
   input wire [52:0] mant b,
                               // 1.M
   output reg
                      result sign,
   output reg [10:0] result exp,
   output reg [52:0] result mant,
   output reg
                      ready
);
   reg [105:0] dividend ext;
   reg [52:0] quotient;
   reg [10:0] raw exp;
   always @(posedge clk or posedge rst) begin
       if (rst) begin
           result sign <= 0;
           result exp <= 0;
           result mant <= 0;
                 <= 0;
           ready
       end else begin
           ready \leq 0;
           // Sign
           result sign = sign a ^ sign b;
           // Exponent
           raw_exp = exp_a - exp_b + 11'd1023;
           // Divide mantissas with precision
           dividend ext = {mant a, 53'b0}; // 106-bit numerator
           quotient = dividend ext / mant b; // Result is 53-bit
           // Normalize quotient
           if (quotient[52]) begin
               result mant = quotient;
               result exp = raw exp;
           end else begin
               result mant = quotient << 1;</pre>
```

`timescale 1ns / 1ps

```
result_exp = raw_exp - 1;
            end
            // Handle underflow
            if (result_exp <= 0) begin</pre>
                result_exp = 0;
                result_mant = 0;
            end
            // Handle overflow
            if (result_exp >= 11'b1111111111) begin
                result_exp = 11'b1111111111;
                result mant = 0;
            end
            ready <= 1;
        end
   end
endmodule
```