```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 01/29/2025 10:57:23 PM
// Design Name:
// Module Name: MUX16to1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module MUX16to1(
input [3:0]s,
input [15:0]in,
output reg out
);
wire [3:0] mux out;
MUX41 \text{ mux1}(.s(s[1:0]),.in(in[3:0]),.out(mux out[0]));
MUX41 \text{ mux2}(.s(s[1:0]),.in(in[7:4]),.out(mux out[1]));
MUX41 \text{ mux3}(.s(s[1:0]),.in(in[11:8]),.out(mux out[2]));
MUX41 \text{ mux4}(.s(s[1:0]),.in(in[15:12]),.out(mux out[3]));
always @(*) begin
case(s[3:2])
2'b00:out=mux out[0];
2'b01:out=mux out[1];
2'b10:out=mux out[2];
2'b11:out=mux out[3];
default:out=1'b0;
endcase
end
endmodule
```