```
module alu top (
    input wire clk,
    input wire rst,
    input wire wr en,
   input wire [7:0] instr_in, // 8-bit instruction input to FIFO
    input wire exec en,
                                 // One-cycle pulse to execute instruction from FIFO
   output [7:0] result
);
   wire [7:0] instr out;
   wire fifo empty, fifo full;
   // Internal control
   wire [2:0] opcode;
   wire [4:0] imm;
    reg [7:0] acc;
   // Instantiate FIFO (Your existing FIFO)
    fifo sync #(
        .DATA WIDTH(8),
        .FIFO DEPTH(16)
    ) fifo inst (
        .clk(clk),
        .rst(rst),
        .wr en(wr en),
        .rd en(exec en),
        .din(instr in),
        .dout(instr_out),
        .full(fifo full),
        .empty(fifo_empty)
   );
    // Decode instruction
    assign opcode = instr out[7:5];
    assign imm = instr out[4:0];
    // ALU logic
    alu 8bit alu unit (
        .opcode (opcode),
        .acc(acc),
        .imm(imm),
        .result(result)
   );
   // Accumulator update
    always @(posedge clk) begin
        if (rst)
```

endmodule