```
module fifo sync #(
   ) (
   input wire clk,
   input wire rst,
   input wire wr en,
                              // Write enable
                              // Read enable
   input wire rd en,
   input wire [DATA WIDTH-1:0] din, // Data input
   output reg [DATA WIDTH-1:0] dout, // Data output
   output wire full,
   output wire empty,
   output wire almost full,
   output wire almost empty
);
   // Memory array
   reg [DATA WIDTH-1:0] fifo mem [0:FIFO DEPTH-1];
   // Write and read pointers (need only log2(FIFO DEPTH) bits)
   localparam PTR WIDTH = $clog2(FIFO DEPTH);
   reg [PTR WIDTH-1:0] wr ptr;
   reg [PTR WIDTH-1:0] rd ptr;
   // Counter to track number of elements in FIFO
   reg [PTR WIDTH:0] fifo count; // Can count up to FIFO DEPTH
   // Write operation
   always @(posedge clk) begin
       if (rst) begin
          wr ptr <= 0;
       end else if (wr en && !full) begin
          fifo mem[wr ptr] <= din;</pre>
          wr ptr <= wr ptr + 1;
       end
   end
   // Read operation
   always @(posedge clk) begin
       if (rst) begin
          rd ptr <= 0;
          dout <= 0;
       end else if (rd en && !empty) begin
```

```
dout <= fifo mem[rd ptr];</pre>
       rd_ptr <= rd_ptr + 1;
   end
end
// FIFO count update
always @(posedge clk) begin
   if (rst) begin
       fifo count <= 0;
   end else begin
       case ({wr_en && !full, rd_en && !empty})
           2'b10: fifo count <= fifo count + 1; // Write only
           2'b01: fifo count <= fifo count - 1; // Read only
           2'b11: fifo_count <= fifo count; // Simultaneous read and write
           endcase
   end
end
// Status flags
assign full
                 = (fifo count == FIFO DEPTH);
                 = (fifo count == 0);
assign empty
assign almost full = (fifo count >= FIFO DEPTH - 1);
assign almost empty = (fifo count <= 1);</pre>
```

endmodule