```
module fifo sync #(
   ) (
   input wire clk,
   input wire rst,
   input wire wr en,
                              // Write enable
                              // Read enable
   input wire rd en,
   input wire [DATA WIDTH-1:0] din, // Data input
   output reg [DATA WIDTH-1:0] dout, // Data output
   output wire full,
   output wire empty,
   output wire almost full,
   output wire almost empty
);
   // Memory array
   reg [DATA WIDTH-1:0] fifo mem [0:FIFO DEPTH-1];
   // Write and read pointers (need only log2(FIFO DEPTH) bits)
   localparam PTR WIDTH = $clog2(FIFO DEPTH);
   reg [PTR WIDTH-1:0] wr ptr;
   reg [PTR WIDTH-1:0] rd ptr;
   // Counter to track number of elements in FIFO
   reg [PTR WIDTH:0] fifo count; // Can count up to FIFO DEPTH
   // Write operation
   always @(posedge clk) begin
       if (rst) begin
          wr ptr <= 0;
       end else if (wr en && !full) begin
          fifo mem[wr ptr] <= din;</pre>
          wr ptr <= wr ptr + 1;
       end
   end
   // Read operation
   always @(posedge clk) begin
       if (rst) begin
          rd ptr <= 0;
          dout <= 0;
       end else if (rd en && !empty) begin
```

```
dout <= fifo mem[rd ptr];</pre>
       rd_ptr <= rd_ptr + 1;
   end
end
// FIFO count update
always @(posedge clk) begin
   if (rst) begin
       fifo count <= 0;
   end else begin
       case ({wr_en && !full, rd_en && !empty})
           2'b10: fifo count <= fifo count + 1; // Write only
           2'b01: fifo count <= fifo count - 1; // Read only
           2'b11: fifo_count <= fifo count; // Simultaneous read and write
           endcase
   end
end
// Status flags
assign full
                 = (fifo count == FIFO DEPTH);
                 = (fifo count == 0);
assign empty
assign almost full = (fifo count >= FIFO DEPTH - 1);
assign almost empty = (fifo count <= 1);</pre>
```

endmodule

```
module alu top (
    input wire clk,
    input wire rst,
    input wire wr en,
   input wire [7:0] instr_in, // 8-bit instruction input to FIFO
    input wire exec en,
                                 // One-cycle pulse to execute instruction from FIFO
   output [7:0] result
);
   wire [7:0] instr out;
   wire fifo empty, fifo full;
   // Internal control
   wire [2:0] opcode;
   wire [4:0] imm;
    reg [7:0] acc;
   // Instantiate FIFO (Your existing FIFO)
    fifo sync #(
        .DATA WIDTH(8),
        .FIFO DEPTH(16)
    ) fifo inst (
        .clk(clk),
        .rst(rst),
        .wr en(wr en),
        .rd en(exec en),
        .din(instr in),
        .dout(instr_out),
        .full(fifo full),
        .empty(fifo_empty)
   );
    // Decode instruction
    assign opcode = instr out[7:5];
    assign imm = instr out[4:0];
    // ALU logic
    alu 8bit alu unit (
        .opcode (opcode),
        .acc(acc),
        .imm(imm),
        .result(result)
   );
   // Accumulator update
    always @(posedge clk) begin
        if (rst)
```

```
acc <= 0;
else if (exec_en && !fifo_empty)
acc <= result;
end</pre>
```

endmodule


```
module alu_8bit (
   input wire [2:0] opcode,
   input wire [7:0] acc,
                         // 5-bit immediate
   input wire [4:0] imm,
   output reg [7:0] result
);
   always @(*) begin
      case (opcode)
          3'b000: result = acc + imm;
                                   // ADDI
                                       // SUBI
          3'b001: result = acc - imm;
          3'b010: result = acc & imm;
                                       // ANDI
          3'b011: result = acc | imm;
                                      // ORI
          3'b101: result = ~acc;
                                       // NOT (imm ignored)
          3'b110: result = acc + 1;  // INC
          3'b111: result = acc - 1;
                                       // DEC
          default: result = 8'h00;
      endcase
   end
endmodule
```


```
`timescale 1ns / 1ps
module alu top tb;
   reg clk;
    reg rst;
   reg wr en;
   reg exec en;
   reg [7:0] instr in;
   wire [7:0] result;
   // Instantiate DUT
    alu top uut (
        .clk(clk),
        .rst(rst),
        .wr en(wr en),
        .instr in(instr in),
        .exec en(exec en),
        .result(result)
   );
   // Clock generation
   always \#5 clk = \simclk; // 100 MHz
    // Instruction encoding helper
    function [7:0] encode instr;
        input [2:0] opcode;
        input [4:0] imm;
       begin
            encode instr = {opcode, imm};
        end
   endfunction
   // Apply a single instruction: write to FIFO, then execute
   task apply instruction;
        input [2:0] opcode;
        input [4:0] imm;
        begin
            @(negedge clk);
            instr in = encode_instr(opcode, imm);
            wr en = 1;
            @(negedge clk);
            wr en = 0;
            repeat(2) @(negedge clk); // wait until written
            exec en = 1;
            @(negedge clk);
```


```
exec en = 0;
            repeat(2) @(negedge clk); // wait to observe result
        end
    endtask
    initial begin
        $display("Starting ALU FIFO Test...");
        $dumpfile("alu top tb.vcd");
        $dumpvars(0, alu top tb);
        clk = 0;
        rst = 1;
        wr en = 0;
        exec en = 0;
        instr in = 8'h00;
        // Reset the system
        repeat(2) @(negedge clk);
        rst = 0;
        // Test sequence
        // ACC starts at 0
        apply instruction(3'b000, 5'd10); // ADDI 10 \rightarrow ACC = 0 + 10 = 10
        $display("ADDI: Result = %d", result);
        apply instruction(3'b001, 5'd3); // SUBI 3 \rightarrow ACC = 10 - 3 = 7
        $display("SUBI: Result = %d", result);
        apply instruction(3'b010, 5'd5);
                                             // ANDI 5 \rightarrow ACC = 7 & 5 = 5
        $display("ANDI: Result = %d", result);
        apply_instruction(3'b011, 5'd2); // ORI 2 \rightarrow ACC = 5 | 2 = 7
        $display("ORI : Result = %d", result);
        apply instruction(3'b100, 5'd1); // XORI 1 \rightarrow ACC = 7 ^ 1 = 6
        $display("XORI: Result = %d", result);
        apply instruction(3'b101, 5'd0); // NOT
                                                          \rightarrow ACC = \sim6 = 8'b111111001 =
249
        $display("NOT : Result = %d", result);
        apply instruction(3'b110, 5'd0);
                                             // INC
                                                           \rightarrow ACC = 249 + 1 = 250
        $display("INC : Result = %d", result);
        apply instruction(3'b111, 5'd0); // DEC
                                                    \rightarrow ACC = 250 - 1 = 249
```

```
$display("DEC : Result = %d", result);
$display("ALU FIFO Test completed.");
$finish;
end
```

endmodule







ALU Operation Calculations

ALU Operation Format

Each instruction is 8 bits:

Initial State

Accumulator (acc)
$$= 0$$

Instruction Execution Steps

1. ADDI 10 (Opcode = 000, imm = 10)

$$acc = 0$$
, $imm = 10 \Rightarrow result = acc + imm = 0 + 10 = 10$

2. SUBI 3 (Opcode = 001, imm = 3)

$$acc = 10$$
, $imm = 3 \Rightarrow result = acc - imm = 10 - 3 = \boxed{7}$

3. ANDI 5 (Opcode = 010, imm = 5)

$$acc = 7 = 00000111, imm = 5 = 00000101$$

result =
$$acc \& imm = 00000101 = |5|$$

4. ORI 2 (Opcode = 011, imm = 2)

$$acc = 5 = 00000101$$
, $imm = 2 = 00000010$

result =
$$acc | imm = 00000111 = \boxed{7}$$

5. XORI 1 (Opcode = 100, imm = 1)

$$acc = 7 = 00000111, imm = 1 = 00000001$$

$$result = acc \oplus imm = 00000110 = \boxed{6}$$

6. NOT (Opcode = 101, imm ignored)

$$acc = 6 = 00000110$$

result =
$$\sim acc = 11111001 = |249|$$

7. INC (Opcode = 110)

$$acc = 249 \Rightarrow result = acc + 1 = 250$$

8. DEC (Opcode = 111)

$$acc = 250 \Rightarrow result = acc - 1 = 249$$

Summary Table of Results

Step	Opcode	Operation	ACC Before	imm	Result	ACC After
1	000	ADDI 10	0	10	10	10
2	001	SUBI 3	10	3	7	7
3	010	ANDI 5	7	5	5	5
4	011	ORI 2	5	2	7	7
5	100	XORI 1	7	1	6	6
6	101	NOT	6	-	249	249
7	110	INC	249	-	250	250
8	111	DEC	250	-	249	249