
Encoding Format for all instructions

R-type instructions		
Add	add rs, rt	000000 -rs -rt xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Comp	comp rs, rt	000000 -rs -rt xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
AND	and rs, rt	000000 -rs -rt xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
XOR	xor rs, rt	000000 -rs -rt xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Shift left logical variable	shllv rs, rt	000000 -rs -rt xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Shift right logical variable	shrlv rs, rt	000000 -rs -rt xxxxxxxxxxx 000110
Shift right arithmetic variable	shrav rs, rt	000000 -rs -rt xxxxxxxxxxx 000111
Immediate Type instructions		
Add 2	- 111 1	400004
Add immediate	addi rs, imm	100001 -rs imm 100010 -rs imm
Complement Immediate	compi rs, imm	
Shift left logical	shll rs, imm	100101 -rs imm
Shift right logical	shrl rs, imm	100110 -rs imm
Shift right arithmetic	shra rs, imm	100111 -rs imm
Load/store instructions		
Load Word	lw rt, imm(rs)	010000 -rs -rt imm
Store Word	sw rt, imm(rs)	010001 -rs -rt imm
Branch instructions		
Unconditional branch	b L	110000 L
Branch and link	bl L	110001L
Branch on Carry	bcy L	110010L
Branch on No Carry	bncy L	110011L
Branch Register	br rs	110100 -rs xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
Branch on less than 0	bltz rs, L	110101 -rs L
Branch on flag zero	bz rs, L	110110 -rs L
Branch on flag not zero	bnz rs, L	110111 -rsL
Dranen on Tiag Not Zero	U112 13, L	110111 - 12 - 1


The datapath elements needed in the design are ALU, Control, memories like register file, instruction and data cache.

In the following diagrams the dotted lines denote control signals and solid lines denote data paths.

ALU Design



OverAll Design of RISC cpu



Description of Control Signals

Multibit Control signals

ALU has a 5 bit control signal which is represented as

ALU_C [5 bit]

x x x x xx B_inv Dir Carry_in ALUOP

ALUOP

00 - ADD

01 - AND

10 - XOR

11 - Shift

W_select is a 2 bit control signal which decides the write register

00 - Read addr1

01 - Read_addr2

10 - \$ra

b_src is a 2 bit control signal which decides the second operand of ALU

00 - Read_Data2

01 - Immediate value

10 - Immediate value for memory instructions

11 - zero

flag_select is a 2 bit control signal which decides the flag for branch instructions

00 - zero

01 - neg

10 - carry

Control Signals Truth Table

add, comp, and, xor, shllv, shrlv, shrav in order

Opcode	Function code	Mem_Rea d	Mem_ Write	Reg_ Write	Mem_to _reg	W_select	comp	flag_select	JAL	jmp_type	b_src	jmp_ reg	jmp _inst r	ALU_C
000000	000001	0	0	1	0	00	0	xx	0	xxx	00	Х	0	0X000
000000	000010	0	0	1	0	00	1	xx	0	xxx	00	Х	0	1X100
000000	000011	0	0	1	0	00	0	xx	0	xxx	00	Х	0	0X001
000000	000100	0	0	1	0	00	0	xx	0	xxx	00	Х	0	0X010
000000	000101	0	0	1	0	00	0	xx	0	xxx	00	Х	0	00X11
000000	000110	0	0	1	0	00	0	xx	0	xxx	00	Х	0	01X11
000000	000111	0	0	1	0	00	0	xx	0	xxx	00	Х	0	01111

addi, compi, shll, shrl, shra

Opcode	Mem_Rea d	Mem_ Write	Reg_ Write	Mem_to _reg	W_select	comp	flag_select	JAL	jmp_type	b_src	jmp_ reg	jmp _inst r	ALU_C
100001	0	0	1	0	00	0	xx	0	xxx	01	х	0	0X000
100010	0	0	1	0	00	1	xx	0	xxx	01	х	0	1X100
100101	0	0	1	0	00	0	xx	0	xxx	01	x	0	00X11
100110	0	0	1	0	00	0	xx	0	xxx	01	х	0	01X11
100111	0	0	1	0	00	0	XX	0	XXX	01	Х	0	01111

lw, sw in order

Opcode	Mem_Rea d	Mem_ Write	Reg_ Write	Mem_to _reg	W_select	comp	flag_select	JAL	jmp_type	b_src	jmp_ reg	jmp _inst r	ALU_C
010000	1	0	1	1	01	0	xx	0	xxx	10	х	0	0X000
010001	0	1	0	0	XX	0	xx	0	XXX	10	х	0	0X000

b, bl, bcy, bncy, br, bltz, bz, bnz in order

Opcod e	Mem_Re ad	Mem _Writ e	Reg_ Write	Mem_t o_reg	W_selec t	comp	flag_sele ct	JAL	jmp_type	b_src	jmp _re g	jmp _ins tr	j_select	ALU_C
110000	0	0	0	0	00	0	xx	0	000	00	0	1	0	xxxxx
110001	0	0	1	0	10	0	XX	1	001	00	0	1	0	xxxxx
110010	0	0	0	0	00	0	11	0	010	00	0	1	0	xxxxx
110011	0	0	0	0	00	0	11	0	011	00	0	1	0	xxxxx
110100	0	0	0	0	00	0	XX	0	100	00	1	1	0	xxxxx
110101	0	0	0	0	00	0	01	0	101	11	0	1	1	00000
110110	0	0	0	0	00	0	00	0	110	11	0	1	1	00000
110111	0	0	0	0	00	0	00	0	111	11	0	1	1	00000