Stream Strategy, Performance and Statistical Reliability of Monte Carlo Sampling with OpenMP, MPI and CUDA

Rajrup Mal, Dev Visoulia, Aryan Sheikh
CSE (AI & ML), AIML-C2

***Abstract*—We compare sequential C++, OpenMP, local MPI and CUDA implementations of Monte Carlo pi estimation and a known multidimensional integral. Evaluation separates estimator variance from runtime dispersion and tests interval coverage under separated and repeated streams. Three shuffled rounds give 30 distinct seeds per configuration. At ten million samples, eight-worker OpenMP and MPI median speedups are 3.98 and 3.34; CUDA reaches 68.00, including different RNG-family work. A separate 100-trial CUDA study at one billion samples gives coverage 98/100 with separated streams and 12/100 with repeated streams. Hardware counters support an FP64 arithmetic bottleneck for the tested kernels, and sustained telemetry quantifies gross GPU-only energy. This is an applied comparative study on one laptop; it does not establish universal RNG independence or a new Monte Carlo algorithm.**

***Index Terms*—Monte Carlo, MPI, OpenMP, CUDA, random streams, confidence intervals**

I. Introduction

Monte Carlo methods estimate quantities by random sampling. We compare a serial CPU baseline, OpenMP, local MPI processes, and CUDA on an RTX 5060 Laptop GPU. The research question is how stream assignment changes throughput and statistical reliability. This is a comparative study, not a new algorithm. Applications motivating the sampling pattern include uncertainty propagation, transport simulation and numerical integration.

II. Literature Review

Counter-based generators support parallel stream generation [1]. NVIDIA documents cuRAND Philox seed, subsequence and offset mapping [2]. Eight recent supporting sources are linked in the bibliography and cited here; their arXiv versions are labelled as such.

MC/DC's GPU portability work and OpenMC's cross-vendor transport study address portable execution of production transport [3], [4]. Our CPU OpenMP implementation uses host threads, not OpenMP GPU offloading, and our single GPU does not test cross-vendor portability. MC/DC's event-processing comparison motivates attention to scheduling in transport workloads [5]; our fixed chunks and uniform sampling do not reproduce those event queues. The alternative to stride-based transport RNG highlights reproducible parallel stream management [6]; our chunk seeds and Philox subsequences are practical mappings, not an implementation of that proposed method.

GPUmonty studies relativistic radiative transfer [7], while PUMI-Tally addresses unstructured-mesh tallies in OpenMC [8]. These involve physics or mesh work absent from our small estimators, so their bottlenecks and speedups are not transferable benchmarks. GPU energy characterization in portable scientific applications provides context for distinguishing power traces, workload scope and energy [9]; our aligned GPU-only windows do not establish system-wide energy savings. cuVegas uses adaptive importance and stratified sampling for multidimensional integration [10]. Our uniform, separable known-answer integral tests implementation and does not evaluate those variance-reduction methods.

This is a conceptual comparison, not a ranking of reported speedups.

III. Problem Statement

Generate uniform (x_i, y_i) in the unit square and count $H = \sum_i \mathbf{1}[x_i^2 + y_i^2 \leq 1]$. The area is a quarter-circle, so $p = \pi/4$ and $\widehat{\pi} = 4H/N$. For independent points, $\mathrm{Var}(\widehat{\pi}) = (4\pi - \pi^2)/N$. CPU uniforms use $[0,1)$ and cuRAND uniforms use $(0,1]$; the continuous targets agree, while finite-precision endpoints differ. Extra literal digits cannot increase floating-point precision.

IV. Objectives

Validate four programming models; measure total and GPU kernel time separately; quantify stream-strategy effects on variance and interval coverage; evaluate a known higher-dimensional integral; and collect scoped GPU profiling and energy evidence on one laptop.

V. Proposed Methodology

CPU MT19937-64 streams belong to fixed chunks of 4096 samples, seeded using experiment seed and chunk index. Thread/rank scheduling does not change that mapping. Seed separation alone does not prove independence. CUDA uses Philox subsequences indexed by global thread ID. The repeated-stream negative control reuses CPU chunk streams or CUDA thread-index streams across blocks; it is not a new RNG. CPU/GPU speedup compares implementations including different RNG families, rather than hardware alone.

The common sweep uses two warm-ups and 30 measured trials per configuration; the dedicated CUDA study uses three warm-ups, 100 CUDA run seeds and 30 serial run seeds




Fig. 1. Shared configuration and statistical analysis across four execution paths.

per configuration. Seeds are recorded and differ between replicates. For sample values Z_i, shared code computes

$$\overline{Z} = \frac{\sum_i Z_i}{N}, \quad s^2 = \frac{\sum_i Z_i^2 - (\sum_i Z_i)^2/N}{N-1}.$$

$$\mathrm{CI}_{95} \approx \overline{Z} \pm 1.96\sqrt{s^2/N}.$$

For pi, $Z_i = 4\mathbf{1}[x_i^2 + y_i^2 \le 1]$, giving the corrected standard error

$$\mathrm{SE} = 4\sqrt{\widehat{p}(1-\widehat{p})/(N-1)}.$$

The code clamps negative roundoff variance to zero. This is an approximate normal interval, not an exact binomial interval: tiny samples or all-equal outcomes may give a degenerate interval. Repeated streams violate its independence assumption. Estimator variance and runtime dispersion are separate quantities; empirical coverage does not prove RNG correctness.

VI. System Architecture

Configuration supplies problem, sample count, experiment seed and backend parameters. All four backends are implemented and produce sample moments; shared code computes estimates, intervals and CSV output. OpenMP uses private chunk engines and moment reductions. MPI distributes chunks among local processes and reduces moments to rank zero. CUDA performs grid-stride sampling and block reduction, followed by host accumulation of block results.

VII. Algorithms

Serial execution traverses chunks in order. OpenMP distributes chunk IDs with a static work-sharing loop and reduces both moment sums. MPI rank r owns chunks $r, r+P, r+2P, \ldots$; ranks without work still enter the collectives. Partial final chunks are bounded by N. CPU pi results preserve the sample mapping across worker counts; integral sums can differ in their last bits because floating-point addition depends on reduction order. The higher-dimensional target is

$$I_d = \int_{[0,1]^d} \frac{1}{d}\sum_{j=1}^{d} x_j^2\, dx = \frac{1}{3}, \qquad \mathrm{Var}(\widehat{I_d}) = \frac{4}{45dN}.$$

This smooth separable average validates implementation across dimensions. Its variance decreases with d by construction; it does not demonstrate overcoming the curse of dimensionality or a QMC advantage.

VIII. Experimental Setup

One Windows laptop, RTX 5060 Laptop GPU, driver 610.62, CUDA 13.3, MSVC 2026, and Microsoft MPI runtime/SDK. The CPU is an Intel Core Ultra 7 255HX with 20 logical processors. Configuration metadata records compiler and power-plan information; continuous CPU thermal traces were not collected. Serial/OpenMP/MPI share optimization settings. MPI processes run on one laptop, not multiple networked nodes.

OpenMP times parallel-region creation, sampling and reduction, and records actual team size. MPI starts timing after a pre-trial barrier, includes local sampling and moment reduction, and reports the maximum rank duration. MPI startup, the barrier and the timing-metadata reduction are excluded. CUDA events measure kernel time including RNG initialization and reduction. Total CUDA trial time includes allocation, sampling, reduction, transfer, host accumulation and device free. Context startup, event setup and process launch are excluded. Host waiting overlaps GPU execution and must not be added again to kernel time.

IX. Results

Validation on 3 November 2026 confirmed OpenMP/MPI checks passed with 1, 2, 4 and 8 threads or local ranks, both problems, both stream modes, and sample counts 2, 4095, 4096, 4097 and 100000. These cover empty ranks, chunk boundaries, partial chunks, seed repeatability, interval agreement and invalid inputs. Integral comparisons allow 10^{-12} for reduction-order differences. These are recorded verification results, not a proof of RNG independence.

The common sweep completed 72 pi configurations and 24 eight-dimensional integral configurations, with 30 trials each: 2880 measured trials. Configuration order was fixed in a single session. Timing is exploratory; apparent superlinear CPU speedups remain unvalidated. The completed randomized follow-up contains 48 configurations, three shuffled rounds of ten trials, or 1440 trials, with 30 distinct seeds per configuration (round starting seed $12345 + 10r$). At $N = 10^7$ with separated streams, median total times were 108.1431 ms for serial, 27.18275 ms for OpenMP with eight workers (3.978 times speedup), 32.35380 ms for MPI with eight ranks (3.3425 times), and 1.5904 ms for CUDA with block 256 (67.997 times, including the RNG-family difference). The earlier apparent eight-worker speedups above 10 or 14 times did not reproduce. This strengthens the case against treating the fixed-order superlinear observations as established scaling. It does not resolve every timing issue: MPI with two ranks was slower than serial in the rerun.

The separate CUDA study on 28 October 2026 contains 60 CUDA configurations with 100 trials each and nine serial configurations with 30 trials each (6270 observations), using a fixed shuffled configuration order, pi sizes 10^4 through 10^9, and integral dimensions 2, 8, 16 and 32 at $N = 10^6$. At $N = 10^9$, 512-thread blocks gave median total time 72.8308 ms and kernel time 72.1121 ms. Small block-size differences do not establish a decisive tuning advantage. At $N = 10^8$, the largest

TABLE I
SHUFFLED COMPARISON: $N = 10^7$, SEPARATED STREAMS

Backend	Median (ms)	Speedup	CPU eff.
Sequential	108.1431	1.00	—
OpenMP (8)	27.1828	3.98	49.7%
MPI (8)	32.3538	3.34	41.8%
CUDA (256)	1.5904	68.00	—




Fig. 2. Median total trial time in the shuffled comparison. CPU and GPU use different RNG families.

matched median implementation speedup was 174.90 times; CPU and GPU RNG families differ.

At $N = 10^9$ with 256-thread blocks, separated CUDA streams gave variance/theory 0.781 and coverage 98/100; repeated streams gave 162.268 and 12/100. Block-size configurations can share draws and must not be pooled as independent replicates. Coverage uncertainty across seeds is distinct from an individual estimate's interval.

Three completed, aligned sustained energy windows gave mean throughput 303097253 samples per GPU joule, approximately 303 million. Timestamped power is integrated with boundary interpolation against reported workload start/end times and completed trial counts. This is gross GPU-only energy over the workload window, including host gaps and CSV output. It is not per-kernel energy or CPU/whole-system energy.

X. PERFORMANCE ANALYSIS

Report means, medians, runtime dispersion and samples/second. CPU speedup is $S = T_{\text{serial}}/T_P$ and efficiency $E = S/P$ for threads or processes. CUDA thread count is not a valid efficiency denominator. Values above 100% efficiency can arise from cache effects, changing clocks, scheduling, baseline variability or timing differences. The fixed-order common sweep does not establish which explanation applies. The randomized follow-up did not reproduce the earlier eight-worker superlinear observations; remaining anomalies, including the two-rank MPI slowdown, need further investigation.

Counter-backed profiling is complete for the recorded configurations. Nsight Compute requested base clocks and used replay, with one profiled launch per configuration after three warm-ups. Pi at $N = 10^8$ and 10^9 achieved approximately 54 FP64 GFLOP/s against a clock-adjusted 126.36 GFLOP/s




Fig. 3. RMSE across distinct seeds in the separate CUDA study. The theoretical line assumes independent samples.

TABLE II
KNOWN INTEGRAL: $N = 10^6$, 100 CUDA TRIALS PER DIMENSION

d	Mean estimate	RMSE	Variance/theory
2	0.33332125	2.13e-04	1.024
8	0.33331805	9.55e-05	0.808
16	0.33332542	6.64e-05	0.791
32	0.33333530	5.06e-05	0.931

ceiling (42.7%); the $d = 8$ integral at $N = 10^6$ achieved 78.06 against 126.28 GFLOP/s (61.8%). FP64 pipeline utilization was approximately 85–87%, while rounded DRAM throughput was at most 0.01% of peak. Together these support an FP64 arithmetic bottleneck for these configurations, not every Monte Carlo kernel. Pipeline utilization is not the percentage of peak FLOPs: the instruction mix and fused operations affect those quantities differently.

Measured FLOPs count DADD + DMUL + twice DFMA; integer Philox work is excluded. The tiny measured DRAM denominator makes arithmetic intensity sensitive to cache state and background traffic. Replay/base-clock timings do not replace unprofiled benchmarks, and one launch does not provide repeated-profile confidence intervals. Profiling settings and counters are recorded with the experiment artifacts. Power telemetry is coarse and may be hardware-averaged; CPU energy was not measured, so no CPU/GPU energy-efficiency comparison is supported. Floating-point precision and reduction roundoff are distinct from Monte Carlo sampling error; faster execution alone does not improve statistical accuracy.

XI. COMPARISON WITH EXISTING METHODS

Published ratios use different workloads and baselines; none is a direct ranking against our 68.00-fold implementation speedup. Morgan et al. report C5G7 times of 5080 s on 112 CPU cores and 342.6 s on four V100s (Table 1), approximately 14.83-fold acceleration [3]. Tramm et al. report 97%, 96% and 99% weak-scaling efficiencies for Aurora, Polaris and Frontier (Fig. 3), whereas our eight-worker CPU values are strong-scaling efficiencies on one laptop [4]. Cuneo et al. observe approximately 6.9×10^5 transport histories/s with both




Fig. 4. Local CPU scaling in the shuffled comparison; MPI uses one laptop.




Fig. 5. Measured FP64 roofline at profiling clocks. Integer RNG work is excluded from the FLOP count.

scheduling methods at saturation (Sec. 5.1); histories involve physics work absent from our point samples [5].

Cuneo and Variansyah compare stride/hash RNG runtimes of 113.26/111.46 s and 1000-batch tally distributions (Sec. 5). Their normality tests and our interval-coverage tests assess different statistical properties [6]. GPUmonty's laptop case reports 332 s on an RTX 3050 versus 2692 s on a Ryzen 5 6600H (Sec. V.1); its register-related limits differ from our FP64 diagnosis [7]. PUMI-Tally reports at most roughly a twofold difference between its CPU and GPU paths (Sec. 6, Fig. 4), emphasizing algorithm and data-layout benefits beyond accelerator choice [8].

Godoy et al. report 6–25% mixed-precision QMCPACK energy savings (Sec. 4.1, Table 3). Our 303 million samples/GPU-joule is an absolute, workload-specific rate, not a comparable saving [9]. cuVegas reports 278.4-fold acceleration over its default Vegas baseline (Table 7), using adaptive integration and error-aware comparisons. Our uniform known-answer integral does not implement its variance reduction or reproduce that benchmark [10].

XII. Conclusion

All four implementations are available, with recorded parallel correctness checks and a completed exploratory common sweep. CUDA benchmark, sanitizer, profiling and aligned GPU energy evidence are available. Reused streams can yield poor coverage despite large nominal sample counts. The randomized follow-up moderates the earlier CPU speedup claims, but remaining timing anomalies require controlled follow-up. These results support a scoped implementation comparison rather than a universal hardware ranking.

XIII. Future Scope

Investigate remaining CPU timing anomalies with controlled repetitions, expand independent seed replicates, compare matched RNG families and investigate nonseparable integration or QMC. Repeated profiles and broader hardware measurements would test the scope of the current bottleneck diagnosis. CPU/system energy and multi-node MPI scaling are outside the present measurements.

References

[1] J. K. Salmon, M. A. Moraes, R. O. Dror, and D. E. Shaw, "Parallel random numbers: As easy as 1, 2, 3," in *Proceedings of SC11*, 2011.

[2] NVIDIA, "cuRAND device API overview," accessed 2026-10-20. [Online]. Available: https://docs.nvidia.com/cuda/curand/device-api-overview.html

[3] J. P. Morgan, B. Cuneo, I. Variansyah, and K. E. Niemeyer, "Enabling gpu portability into the numba-jited monte carlo particle transport code mc/dc," arXiv:2501.05440v2, 2025. [Online]. Available: https://arxiv.org/abs/2501.05440v2

[4] J. Tramm, P. Romano, P. Shriwise, A. Lund, J. Doerfert, P. Steinbrecher, A. Siegel, and G. Ridley, "Performance portable monte carlo particle transport on intel, nvidia, and amd gpus," arXiv:2403.12345v1, 2024. [Online]. Available: https://arxiv.org/abs/2403.12345v1

[5] B. Cuneo, J. P. Morgan, I. Variansyah, and K. E. Niemeyer, "Comparing the performance of mc/dc's on-gpu event-based processing methods in multigroup and continuous-energy problems," arXiv:2506.00263v1, 2025. [Online]. Available: https://arxiv.org/abs/2506.00263v1

[6] B. S. Cuneo and I. Variansyah, "An alternative to stride-based rng for monte carlo transport," arXiv:2403.06362v1, 2024. [Online]. Available: https://arxiv.org/abs/2403.06362v1

[7] P. N. Motta, R. Nemmen, and A. V. Joshi, "Gpumonty: A gpu-accelerated relativistic monte carlo radiative transfer code," arXiv:2602.13198v2, 2026. [Online]. Available: https://arxiv.org/abs/2602.13198v2

[8] F. Hasan, C. W. Smith, M. S. Shephard, R. M. Churchill, G. J. Wilkie, P. K. Romano, P. C. Shriwise, and J. S. Merson, "Gpu acceleration of monte carlo tallies on unstructured meshes in openmc with pumi-tally," arXiv:2504.19048v1, 2025. [Online]. Available: https://arxiv.org/abs/2504.19048v1

[9] W. F. Godoy, O. Hernandez, P. R. C. Kent, M. Patrou, K. Asifuzzaman, N. R. Miniskar, P. Valero-Lara, J. S. Vetter, M. D. Sinclair, J. Lowe-Power, and B. R. Bruce, "Characterizing gpu energy usage in exascale-ready portable science applications," arXiv:2505.05623v3, 2025. [Online]. Available: https://arxiv.org/abs/2505.05623v3

[10] E. Tolotti, A. Jnini, F. Vella, and R. Passerone, "cuvegas: Accelerate multidimensional monte carlo integration through a parallelized cuda-based implementation of the vegas enhanced algorithm," arXiv:2408.09229v1, 2024. [Online]. Available: https://arxiv.org/abs/2408.09229v1