
## **MODIFIED SYSTOLIC ARRAY**


The modification I describe involves directly connecting the elements of the input matrices A and B to the processing elements (PEs) in a specific pattern, rather than feeding them into the array in a more sequential manner. This approach aims to reduce the number of clock cycles required to perform the matrix multiplication by exploiting parallel data distribution and processing.


- PE1 is connected to a33 and b33, so it computes a33  $\times$  b33
- PE2 is connected to a31 and b32, so it computes a31  $\times$  b32
- PE3 is connected to a31 and b31, so it computes a31  $\times$  b31
- And so on, following the same pattern.

After the first clock cycle in the modified systolic array, the following computations will take place in the processing elements (PEs):

- 1. PE1 will compute  $a33 \times b33$
- 2. PE2 will compute  $a31 \times b32$
- 3. PE3 will compute  $a31 \times b31$
- 4. PE4 will compute  $a32 \times b33$
- 5. PE5 will compute  $a32 \times b32$
- 6. PE6 will compute  $a32 \times b31$
- 7. PE7 will compute  $a33 \times b33$
- 8. PE8 will compute  $a33 \times b32$
- 9. PE9 will compute  $a33 \times b31$








In the second clock cycle of this modified systolic array architecture, the following computations and data propagations will occur:

- 1. PE1 will accumulate (a21b12 + a31b13)
- 2. PE2 will accumulate (a21b22 + a31b23)
- 3. PE3 will accumulate (a21b32 + a31b33)
- 4. PE4 will accumulate (a22b12 + a32b13).
- 5. PE5 will accumulate (a22b22 + a32b23).
- 6. PE6 will accumulate (a22b32 + a32b33).
- 7. PE7 will accumulate (a23b12 + a33b13)
- 8. PE8 will accumulate (a23b22 + a33b23).
- 9. PE9 will accumulate (a23b32 + a33b33).



And so on for 3<sup>rd</sup> clock cycle.

```
module systolic #(parameter SYS ROW = 9, parameter SYS COL = 9)
  input M AXI ACLK,
input M AXI ARESETN,
input init txn pulse,
input M AXI WREADY,
input axi wvalid,
input[7:0] write index,
input [SYS ROW*32 -1: 0] wt data,
input [SYS COL*32 -1: 0] in data,
input start,
output s axi wdata
);
reg [31:0]reg out data[SYS COL-1:0][SYS ROW-1:0];
genvar j;
genvar i;
generate
    for (i = 0; i < SYS ROW; i = i + 1) begin
     for (j = 0; j < SYS COL; j = j + 1) begin: genblk1
     processing element pe(
     .clk(M AXI ACLK),
      .in a(in data[SYS COL*32-1 - 32*j -:32]),
      .in b( wt data[SYS ROW*32-1 - 32*i-:32]),
      .out c(reg out data[j][i])
      );
    end
    end
     endgenerate
```

Inside the genblk1 block, a processing\_element instance is created with the following connections:

- clk: Connected to the M AXI ACLK input, providing the clock signal.
- in a: Connected to the corresponding element of the input matrix A (in data).
- in b: Connected to the corresponding element of the input matrix B (wt data).
- out\_c: Connected to the corresponding element of the reg\_out\_data array, which will store the computed result.

The processing\_element module (not shown in the provided code) is responsible for performing the actual multiplication and accumulation operations based on the input elements (in\_a and in\_b). The computed results are stored in the reg\_out\_data array, which can be accessed through the s axi wdata output port.