Explaining the Flow of SOC Code: From Input to Execution

```
module acc ip vl 0 S00 AXI #
\dot{\Box}
         // Users to add parameters here
                                                                assign InputImageAddress = slv reg0;
                                                                assign InputImageDimensions = slv reg1;
        // User parameters ends
         // Do not modify the parameters beyond this line
                                                                assign ConvolutionKernelAddress = slv reg2;
                                                                assign ConvolutionKernelDimensions = slv re
        // Width of S AXI data bus
                                                                assign OutputImageAddress = slv reg4;
        parameter integer C S AXI DATA WIDTH = 32,
         // Width of S_AXI address bus
                                                                assign MatrixAAddress =slv reg5;
        parameter integer C_S_AXI_ADDR WIDTH = 6
                                                                assign MatrixADimensions =slv reg6;
                                                                assign MatrixBAddress =slv reg7;
         // Users to add ports here
                                                                assign MatrixBDimensions =slv reg8;
 output wire [31:0] InputImageAddress , //(slv reg0)
                                                                assign OutputMatrixAddress =slv reg9;
 output wire [3:0] InputImageDimensions,// (slv reg1)
 output wire [31:0] ConvolutionKernelAddress ,// (slv_reg2)
                                                                assign ConvolutionOperationInterrupt =slv
 output wire [1:0] ConvolutionKernelDimensions,// (slv reg3)
                                                                assign MatrixOperationInterrupt =slv reg11;
 output wire [31:0] OutputImageAddress,// (slv reg4)
 output wire [31:0] MatrixAAddress ,// (slv_reg5)
 output wire [3:0] MatrixADimensions ,// (slv reg6)
 output wire [31:0] MatrixBAddress,// (slv reg7)
 output wire [3:0] MatrixBDimensions,// (slv_reg8)
 output wire [31:0] OutputMatrixAddress,// (slv reg9)
 output wire ConvolutionOperationInterrupt,// (slv reg10)
 output wire MatrixOperationInterrupt ,//(slv reg11)
```

At the start, CPU will fill data in slave registers, which will be sent to controller through wires.

CONTROLLER MUDULE EXPLANATION:

The module takes several inputs, including the clock (M_AXI_ACLK), reset (M_AXI_ARESETN), addresses for input data, kernel data, and output data, as well as dimensions for the input data, kernel data, and matrices.

The controller uses a finite state machine (FSM) with five states: IDLE, READ_DATA, COMPUTE , WRITE_DATA, and DONE.

In the IDLE state, the controller waits for an interrupt signal (ConvolutionOperationInterrupt or MatrixOperationInterrupt) to initiate a new operation. If a convolution interrupt is received, the operation type is set to convolution (operation_type = 1'b1). If a matrix interrupt is received, the operation type is set to matrix multiplication (operation type = 1'b0).

Upon receiving an interrupt, the controller transitions to the READ_DATA state, where it initiates an AXI transaction (INIT_AXI_TXN = 1'b1) to fetch the necessary input data and kernel/weight data from memory.

The addresses and dimensions for the input data and kernel/weight data are assigned based on the operation type (convolution or matrix multiplication).

Once the data is read from memory (read_done signal is asserted), the controller transitions to the COMPUTE state, where it starts the systolic array computation (systolic_array_start = 1'b1).

In the COMPUTE state, the controller waits for the systolic array to complete the computation (systolic array done signal is asserted).

After the computation is done, the controller transitions to the WRITE_DATA state, where it likely initiates another AXI transaction to store the output data in memory (this part is not fully implemented in the provided code).

Once the output data is written (write_done signal is asserted), the controller transitions to the DONE state, indicating the completion of the operation.

```
always @(*) begin
    case (state)
        IDLE: begin
            if (ConvolutionOperationInterrupt) begin
                next state = READ DATA;
                operation type = 1'b1; // Convolution
            end else if (MatrixOperationInterrupt) begin
                next state = READ DATA;
                operation type = 1'b0; // Matrix
            end else begin
                next state = IDLE;
            end
        end
        READ DATA: begin
            if (read done) begin
                next state = COMPUTE;
            end else begin
                next state = READ DATA;
            end
        end
        COMPUTE: begin
            if (systolic array done) begin
                next state = WRITE DATA;
            end else begin
                next state = COMPUTE;
            end
        WRITE DATA: begin
            if (write done) begin
               next state = DONE;
            end else begin
                next state = WRITE DATA;
            end
```

```
always @(*) begin
   case (state)
        IDLE: begin
            INIT AXI TXN = 1'b0;
            systolic array start = 1'b0;
        end
        READ DATA: begin
            INIT AXI TXN = 1'b1;
            operation = operation type;
            if (operation type == 1'b0) begin // Matrix operation
                c MatrixAAddress = MatrixAAddress;
                c MatrixADimensions = MatrixADimensions;
                c MatrixBAddress = MatrixBAddress;
                c MatrixBDimensions = MatrixBDimensions;
                c OutputMatrixAddress = OutputMatrixAddress;
            end else begin // Convolution operation
                c_MatrixAAddress = ConvolutionKernelAddress;
                c MatrixADimensions = ConvolutionKernelDimensions
                c MatrixBAddress = InputImageAddress;
                c MatrixBDimensions = InputImageDimensions;
                c OutputMatrixAddress = OutputImageAddress;
            end
        end
        COMPUTE: begin
            systolic array start <= 1'b1;
            // Load input and weight data into systolic array
        end
```

```
always @(posedge M_AXI_ACLK) begin
    if (INIT_AXI_TXN == 1) begin
        INIT_AXI_TXN <= 1'b0;
    end
end</pre>
```

It is responsible for resetting the INIT AXI TXN signal to 0 (1'b0) on the next positive clock edge after it has been set to 1.

In the context of the provided controller code, the <code>INIT_AXI_TXN</code> signal is set to 1 in the <code>READ_DATA</code> state to initiate an AXI transaction for fetching input data and kernel/weight data from memory. By resetting it to 0 on the next clock cycle, the controller ensures that the AXI transaction is initiated only for a single cycle, preventing it from being continuously initiated.

EXPLANATION OF FSM IN AXI MASTER

The FSM in this code has the following states:

- 1. IDLE: This is the initial state where the module waits for an INIT_AXI_TXN pulse to initiate a new transaction.
- 2. INIT READ: It reads data from the two input arrays, Matrix A and Matrix B, sequentially.
- 3. INIT WRITEIt writes the computed output to the specified output address.
- 4. INIT COMPARE:

```
IDLE:
        // This state is responsible to initiate
        // AXI transaction when init txn pulse is asserted
          if ( init txn pulse == 1'b1 )
            begin
              mst_exec_state <= INIT_READ;</pre>
               ARRAY A DIM <= c MatrixADimensions;
              ARRAY A ADDR <= c MatrixAAddress ; // Starting address of Array A
              ARRAY B ADDR <= c MatrixBAddress; // Starting address of Array B
              ARRAY B DIM <= c MatrixBDimensions;
              ERROR <= 1'b0;
               compare done <= 1'b0;
             end
           else
            begin
              mst_exec_state <= IDLE;</pre>
```

This code block represents the IDLE state of the FSM. In this state, the module waits for the init_txn_pulse signal to be asserted, indicating the start of a new transaction.

If init txn pulse is asserted, the following actions are performed:

- 1. The FSM state is transitioned to INIT READ.
- 2. The dimensions of Matrix A (ARRAY_A_DIM) and Matrix B (ARRAY_B_DIM) are loaded from the input signals c MatrixADimensions and c MatrixBDimensions, respectively.
- 3. The starting addresses of Matrix A (ARRAY_A_ADDR) and Matrix B (ARRAY_B_ADDR) are loaded from the input signals c_MatrixAAddress and c_MatrixBAddress, respectively.

```
INIT READ: begin
           // read controller
           if (reads done && SYSTOLIC DONE)
              mst exec state <= INIT WRITE;</pre>
                axi awaddr <= OutputMatrixAddress;</pre>
           else
             begin
               mst exec state <= INIT READ;</pre>
               if (~axi arvalid && ~M AXI RVALID && ~last read && ~start single read && ~read issued)
                begin
                   start single read <= 1'b1;
                   read issued <= 1'b1;
                 end
               else if (axi rready)
                   read issued <= 1'b0;
                 end
               else
                  start single read <= 1'b0; //Negate to generate a pulse
             end
             end
```

If both reads_done and SYSTOLIC_DONE signals are asserted, indicating that the read operation and systolic array computation are complete, the following actions are performed:

- 1. The FSM state is transitioned to INIT WRITE.
- 2. The axi_awaddr signal is set to OutputMatrixAddress, which is the starting address for writing the output matrix.

If reads_done and SYSTOLIC_DONE are not both asserted, the following actions are performed:

1. The FSM state remains in <code>INIT_READ</code>.

PORTS:

```
output wire [7:0] m_read_index_a,
output wire [7:0] m_read_index_b,

// Indices for matrix A and matrix
input wire SYSTOLIC_DONE,
output m_read_array_a,
output m_read_array_b,
output m_reads_done,
output m_write_done,
input wire [31:0] c_MatrixAAddress,
input wire [3:0] c_MatrixBAddress,
input wire [3:0] c_MatrixBAddress,
input wire [3:0] c_MatrixBDimensions,
input wire [3:0] outputMatrixAddress,
```

Ports:

- 1. output wire [7:0] m_read_index_a: This is an output port that provides the current read index for Matrix A. The index is an 8-bit wide signal.
- 2. output wire [7:0] m_read_index_b: This is an output port that provides the current read index for Matrix B. The index is an 8-bit wide signal.
- 3. output m_read_array_a: This is an output port that indicates whether Matrix A is being read or not. It is a single-bit signal.
- 4. output m_read_array_b: This is an output port that indicates whether Matrix B is being read or not. It is a single-bit signal.
- 5. output m_reads_done: This is an output port that indicates when the read operation for both Matrix A and Matrix B is completed.
- 6. output m_write_done: This is an output port that indicates when the write operation for the output matrix is completed.
- 7. input wire [31:0] c_MatrixAAddress: This is an input port that provides the starting address of Matrix A in memory from controller.
- 8. input wire [3:0] c_MatrixADimensions: This is an input port that provides the dimensions (size) of Matrix A.
- 9. input wire [31:0] c_MatrixBAddress: This is an input port that provides the starting address of Matrix B in memory.
- 10. input wire [3:0] c_MatrixBDimensions: This is an input port that provides the dimensions (size) of Matrix B.

These lines declare internal registers <code>read_index_a</code> and <code>read_index_b</code> to keep track of the current read indices for Matrix A and Matrix B, respectively. <code>read_array_a</code> and <code>read_array_b</code> are flags that indicate which array is being read. The output ports <code>m_read_index_a</code>, <code>m_read_index_b</code>, <code>m_read_array_a</code>, and <code>m_read_array_b</code> are assigned the values of these internal registers.

```
reg [7:0] read_index_a, read_index_b; // Indices for matrix A and matrix B
reg read_array_a, read_array_b; // Flags to indicate which array to read
assign m_read_index_a= read_index_b;
assign m_read_array_a=read_array_a;
assign m_read_array_b=read_array_b;
assign m_reads_done = reads_done;
assign m_write_done = writes_done;
reg [31:0] ARRAY_A_DIM ;
reg [31:0] ARRAY_B_ADDR ;
reg [31:0] ARRAY_B_ADDR ;
reg [31:0] ARRAY_B_DIM ;
```

```
always @ (posedge M AXI ACLK)
begin
   if (M_AXI_ARESETN == 0 || init_txn_pulse == 1'b1)
        axi araddr <= ARRAY A ADDR;
                                          //address of matrix A
        read_array a <= 1'b1;
        read_array_b <= 1'b0;</pre>
        read_index_a <= 0;
       read index b <= 0;
    // Signals a new read address is available by user logic
    else if (M_AXI_ARREADY && axi_arvalid)
                                                              //condition data arived in databus
       if (read_array_a && read_index_a == ARRAY_A_DIM - 1)
            axi araddr <= ARRAY B ADDR;
                                                         //address of matrix B
           read array a <= 1'b0;
           read_array_b <= 1'b1;</pre>
            read_index_a <= 0;</pre>
        else if (read array b && read index b == ARRAY B DIM - 1)
           axi araddr <= axi araddr; // Keep the address unchanged
            read_array_b <= 1'b0;
        end
        else
           axi araddr <= axi araddr + 32'h000000004;
           if (read array a)
                read_index_a <= read_index_a + 1;</pre>
                read index b <= read index b + 1;
        end
   end
```

It manages the read operation for Matrix A and Matrix B.

Initially, if the reset signal (M_AXI_ARESETN) is low or the init_txn_pulse is high, the following actions are performed:

- 1. The axi araddr (AXI read address) is set to ARRAY A ADDR, which is the starting address of Matrix A.
- 2. The read array a flag is set to 1, indicating that Matrix A will be read first.
- 3. The read array b flag is set to 0, indicating that Matrix B will not be read initially.
- 4. The read index a and read index b are reset to 0.

The next block of code is executed when a new read address is available, indicated by the conditions M_AXI_ARREADY (AXI read address channel is ready) and axi_arvalid (AXI read address is valid).

If read_array_a is set (reading Matrix A) and read_index_a is equal to ARRAY_A_DIM - 1 (reached the end of Matrix A), the following actions are performed:

- 1. The axi_araddr is set to ARRAY_B_ADDR, which is the starting address of Matrix B.
- 2. The read array a flag is set to 0, indicating that Matrix A has been read.
- 3. The read array b flag is set to 1, indicating that Matrix B will be read next.
- 4. The read index a is reset to 0.

If read_array_b is set (reading Matrix B) and read_index_b is equal to ARRAY_B_DIM - 1 (reached the end of Matrix B), the following actions are performed:

- 1. The axi araddr remains unchanged.
- 2. The read array b flag is set to 0, indicating that Matrix B has been read.

If neither of the above conditions is met (not at the end of either array), the following actions are performed:

- 1. The axi araddr is incremented by 4 bytes (32'h00000004) to point to the next word in the current array.
- 2. If read array a is set, read index a is incremented by 1. Otherwise, read index b is incremented by 1.

```
always @ (posedge M AXI ACLK)
begin
  if (M AXI ARESETN == 0 || init txn pulse == 1'b1)
    last read <= 1'b0;</pre>
  //The last read should be associated with a read address ready response
  else if ((read index == (ARRAY A DIM+ARRAY B DIM)) && (M AXI ARREADY) )
    last read <= 1'b1;</pre>
  else
    last read <= last_read;</pre>
end
always @(posedge M AXI ACLK)
begin
  if (M AXI ARESETN == 0 || init txn pulse == 1'b1)
    reads done <= 1'b0;
  //The reads done should be associated with a read ready response
  else if (last read && M AXI RVALID && axi rready)
    reads done <= 1'b1;</pre>
    reads done <= reads done;</pre>
  end
```

This always block sets the last_read flag when the read operation for both Matrix A and Matrix B is completed If the sum of the read indices (read_index) is equal to the sum of the dimensions of Matrix A and Matrix B (ARRAY_A_DIM + ARRAY_B_DIM), and the AXI read address channel is ready (M_AXI_ARREADY), the last_read flag is set to 1, indicating that the last read operation has been completed. And read_done signal become high.

```
module input memory # (parameter M ROW = 9, parameter M COL = 9 ) (
    input M AXI ACLK,
    input M AXI ARESETN,
    input init txn pulse,
    input M AXI RVALID,
    input axi rready,
    input [31:0] M_AXI_RDATA,
    input read array a,
    input [7:0] read index a,
    input systolic array start,
    output reg [M COL*32-1:0] in data,
    output reg systolic array done
);
reg [31:0] array a [0:M COL - 1] [0:M COL - 1]; // 2D array to store elements of matrix A
integer row, col;
reg [7:0] row counter;
always @ (posedge M AXI ACLK) begin
    if (M AXI ARESETN == 0 || init_txn_pulse == 1'b1) begin
        for (row = 0; row < M COL; row = row + 1) begin
            for (col = 0; col < M COL; col = col + 1) begin
                array a[row][col] <= 0;
            end
        end
        row counter <= 0;
        systolic array done <= 0;
    else if (M AXI RVALID && axi rready) begin
        if (read array a) begin
            array a[read index a / M COL][read index a % M COL] <= M AXI RDATA;
        end
    end
```

The input_memory module is responsible for storing the elements of Matrix A in the array_a register array as they are received from the AXI read channel. The read_array_a and read_index_a signals are used to determine when to store the data and at which location in the array a.

Here's how the input memory module stores Matrix A:

- 1. The module is parameterized with M_ROW and M_COL, which represent the dimensions of the input matrix. In this case, both are set to 9, indicating a 9x9 matrix.
- 2. A two-dimensional register array array_a is declared with dimensions [0:M_COL 1][0:M COL 1]. This array is used to store the elements of Matrix A.
- 3. The always block is triggered on the positive edge of the M AXI ACLK clock signal.
- 4. Inside the always block, there is an if condition that checks for reset (M_AXI_ARESETN == 0) or the init_txn_pulse signal. If either of these conditions is true, the array_a is initialized with zeros using nested for loops, the row_counter is reset to 0, and the systolic_array_done signal is set to 0.
- 5. The next else if condition checks if the AXI read data channel is valid (M_AXI_RVALID) and the module is ready to accept data (axi_rready).
- 6. If the read_array_a signal is asserted (indicating that Matrix A is being read), the module stores the received M_AXI_RDATA (32-bit data from the AXI read channel) into the corresponding element of the array_a array, using the read_index_a to calculate the row and column indices (read_index_a / M_COL and read_index_a % M_COL, respectively).

```
reg [31:0] array b [0:M_ROW - 1] [0:M_ROW - 1]; // 2D array to store elements of matrix b
 integer row, col;
 reg [7:0] col counter;
always @(posedge M_AXI_ACLK) begin
     if (M_AXI_ARESETN == 0 || init_txn_pulse == 1'b1) begin
         for (row = 0; row < M ROW; row = row + 1) begin
)
             for (col = 0; col < M ROW; col = col + 1) begin
                 array b[row][col] <= 0;
             end
)
         end
         col counter <= 0;</pre>
         systolic_array_done <= 0;</pre>
)
else if (M AXI RVALID && axi rready) begin
if (read array b) begin
             array b[read index b / M COL][read index b % M COL] <= M AXI RDATA;
         end
)
)
     end
else if (systolic_array_start) begin
)
         if (col counter < M COL) begin
             wt data <= 0;
)
             for (row = 0; row < M ROW; row = row + 1) begin
                 wt data <= {wt data, array b[row][col counter]};</pre>
             col counter <= col counter + 1;</pre>
         end
         else begin
             systolic array done <= 1;
         end
)
     end
end
```

The weight_memory module is responsible for storing the elements of Matrix B in the array_b register array as they are received from the AXI read channel. The read_array_b and read_index_b signals are used to determine when to store the data and at which location in the array_b.