


Half-Adder.




Representation:

$b_3b_2b_1b_0$	Sign and magnitude	1's complement	2's complement
0111	+7	+7	+7
0110	+6	+6	+6
0101	+5	+5	+5
0100	+4	+4	+4
0011	+3	+3	+3
0010	+2	+2	+2
0001	+1	+1	+1
0000	+0	+0	+0
1000	-0	-7	-8
1001	-1	-6	-7
1010	-2	-5	-6
1011	-3	-4	-5
1100	-4	-3	-4
1101	-5	-2	-3
1110	-6	-1	-2
1111	-7	-0	-1

2-4 Decoder


$w_1$	$w_0$	$y_0$	$y_1$	$y_2$	$y_3$
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1




4-2 Binary Encoder

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	$w_0$
0	0	0	1	0	0	$w_1$
0	0	1	0	0	1	$w_2$
0	1	0	0	1	0	$w_3$
1	0	0	0	1	1	$w_0$


Shifter




Basic Latch (w NAND).




Gated SR Latch (w NOR)



Full-Adder




2-1MUX



3-8 Decoder


3-8 using 2-4




4-2 Priority

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	$z$
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1

Basic Latch (w NOR)




Gated D Latch- NAND





Inputs			Outputs	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

XOR(gives 1 when input diff)



1-4 DeMUX w 2-4 decoder



8-3 Binary encoder




Basic Latch (w NOR)

S	R	Qa	Qb
0	0	0/1	1/0
0	1	0	1
1	0	1	0
1	1	0	0


Gated D Latch- NAND

Clk	D	Q(t+1)
0	x	Q(t)
1	0	0
1	1	1


Gated D Latch- NOR.




+ve DFF




TFF




TFF(complete wire diag) +VE.




JK -VE complete



Shift Register



3-bit down counter.




3-bit up counter




4-bit synch up counter


Master slave DFF (2 D latches)




-ve DFF




TFF(2-1 mux).




TFF (XOR)




TT (TFF)




JK



1-bit parallel acc. Register



Parallel acc shift register.




3-bit up counter




4-bit synch up counter


Master slave DFF(1 D & 1 SR)




alternative DFF (+ve with only 6 NAND, fewer transistors)




JK



JK +VE complete




JK -VE complete




4-bit parallel access register



Register file



Register file




Register file




Register file

J	K	Q(t+1)	
0	0	Q(t)	Hold
0	1	0	Reset
1	0	1	Set
1	1	Q-bar(t)	Toggle


JK +VE complete




JK -VE complete




JK -VE complete



JK -VE complete



JK -VE complete




JK -VE complete




JK -VE complete


## 4-bit up counter(DFFs).



## 4-bit up counter(TFFs)





## 4-bit Johnson Counter




## Example of diagram

## 2-bit synch up counter(DFF)



## Arbiter Circuit





## Arbiter Circuit

(solved- 2 devices prob)

## Simpler Arbiter.

## State Ass Table


copying R1- R3 w R2 as temp




Present state $y_2 y_1$	Next state				Output $g_1 g_2$
	$r_1 r_2 = 00$	01	10	11	
00	00	10	01	01	00
01	00	00	01	01	10
10	00	10	00	10	01
11	dd	dd	dd	dd	dd

STEP	INSTRUCTION	REGISTER	GO TO STEP	[BRANCH TO STEP]
1.	Deb	3	1	2
2.	Deb	2	2	3
3.	Deb	1	4	6
4.	Inc	3	5	
5.	Inc	2	3	
6.	Deb	2	7	8
7.	Inc	1	6	
8.	End			

## TFF using JK



## JK using TFF



## Assembly code for R=P+2Q

Assembly-User inputs 1 var

## Assembly code(if x=y, x=z)

```
.data
P BYTE 3
Q BYTE 2
R BYTE 5
; allocate space for 3 variables
; and set them to their initial values
; P ← 3, Q ← 2, and R ← 5

.code
LOAD A, [P] ; load the value of P into register A
LOAD B, [Q] ; load the value of Q into register B
SHIFTL B    ; shift B left, effectively B ← 2*B
ADD A, B    ; add regs A and B, effectively A ← P+2Q
STORE [R], A ; store the result into R in the data memory
```

## Assembly-Multiplication

Loop for adding one var to another.

Do loop for adding 1-5

```
.data
x BYTE 3
z BYTE ?

.code
LOAD A, [x]
MOVE C, A
MOVE B, A
SHIFTL B
SHIFTL B
SHIFTL B
ADD C, B
STORE [z], C
```

```
.data
x BYTE 3
z BYTE ?

.code
LOAD A, [x]
LOADI C, 0
LOADI B, 0
LOADI D, 5
CMP B, D
BRGE End
ADD C, A
ADDI B, 1
JUMP For
For:
STORE [z], C
End:
```

```
.data
N BYTE 5
sum BYTE ?

.code
LOADI A, 0
LOADI B, 0
LOAD D, [N]
ADDI A, 1
ADD B, A
CMP D, A
BRG Do
STORE [sum], B
End:
```

## Bubble sort

```
.data
array BYTE 7, 3, 2, 1, 6, 4, 5, 8
last  BYTE 7
temp  BYTE ?

.code
; i = 0;
; Load last into D
; j = 0;
; i < last
; If i >= last bre
; Re-Load last int
; D = D - A (i.e.
; j < last - i
; If j >= last-i
; C = array[j]
; D = array[j+1] (
; if array[j+1] <
; j++
; j++
; Do nothing

Outer: LOADI A, 0
        LOAD D, [last]
        LOADI B, 0
        CMP A, D
        BRGE End
Inner:  LOAD D, [last]
        SUB D, A
        CMP B, D
        BRGE Inc
If:     LOADF C, [array+B]
        LOADF D, [array+B+1]
        CMP D, C
        BRGE Jinc
Swap:   STOREF [array+B], D
        STOREF [array+B+1], C
Jinc:   ADDI B, 1
        JUMP Inner
Inc:    ADDI A, 1
        JUMP Outer
End:    NOOP
```

## Array Plus 5

```
.data
array BYTE 1, 2, 3, 4
N      BYTE 4

.code
; i = 0
; D <- N
; i < N ?
; if no, exit 1
; load array[i]
; add 5
; store the res
; i++
; next iteratic

For:    LOADI A, 0
        LOAD D, [N]
        CMP A, D
        BRGE End
        LOADF C, [array + A]
        ADDI C, 5
        STOREF [array + A], C
        ADDI A, 1
        JUMP For
End:    NOOP
```

## IF w 2 conditions(AND)

```
.data
x      BYTE 5
min     BYTE 1
max     BYTE 8
inRange BYTE 0

.code
LOAD A, [x]
LOAD B, [min]
LOAD C, [max]
CMP B, A ; min <= x
BRG End
CMP A, C ; x <= max
BRG End
LOADI D, 1
STORE [inRange], D
NOOP
```

## IF-Else(x<y,z=x else z=y)

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE ?

.code
LOAD A, [x]
LOAD B, [y]
If:    CMP A, B
        BRGE Else
        STORE [z], A
        JUMP End
Else:   STORE [z], B
End:    NOOP
```

## IF Greater

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE 0

.code
LOAD A, [x]
LOAD B, [y]
CMP B, A
BRGE End
STORE [z], A
End:    NOOP
```

## If greater or equal

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE 0

.code
LOAD A, [x]
LOAD B, [y]
CMP B, A
BRG End
STORE [z], A
End:    NOOP
```

## IF not equal

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE 0

.code
LOAD A, [x]
LOAD B, [y]
CMP A, B
BRE End
STORE [z], A
End:    NOOP
```

## IF Equal

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE 0

.code
LOAD A, [x]
LOAD B, [y]
CMP A, B
BRNE End
STORE [z], A
End:    NOOP
```

## If less or equal

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE 0

.code
LOAD A, [x]
LOAD B, [y]
CMP A, B
BRG End
STORE [z], A
End:    NOOP
```

## IF less

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE 0

.code
LOAD A, [x]
LOAD B, [y]
CMP A, B
BRGE End
STORE [z], A
End:    NOOP
```

## Unsigned

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE 0

.code
LOAD A, [x]
LOAD B, [y]
CMP A, B
BRGE End
STORE [z], A
End:    NOOP
```

## v Signed.

```
.data
x      BYTE 3
y      BYTE 5
z      BYTE 0

.code
LOAD A, [x]
LOAD B, [y]
CMP A, B
BRGE End
STORE [z], A
End:    NOOP
```

## I281

