


# COMPUTER ORGANISATION



ALU → Arithmetic logical Unit  
 CU → Control Unit.

## NUMBER SYSTEM

### # Number Conversion

i) Conversion of Binary to decimal no. System

$$(10101)_2 = (21)_{10}$$

$$= 2^4 \times 1 + 0 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0$$

$$= 16 + 4 + 1 = \underline{\underline{21}}$$

(ii)  $(11011.0111)_2 \rightarrow (?)_{10}$

$$1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 + 0 \times 2^{-1} + 1 \times 2^{-2} + \\ 1 \times 2^{-3} + 1 \times 2^{-4}$$

$$= 16 + 8 + 2 + 1 + \frac{1}{4} + \frac{1}{8} + \frac{1}{16}$$

$$\rightarrow 27 + 0.25 + 0.0125 + 0.00625$$

$$\Rightarrow (27.4375)_{10}$$

2) Conversion of decimal to binary

i)  $(52)_{10} = (?)_2$  [Double-dabble method]

2	52	0
2	26	0
2	13	1
2	6	0
2	3	1
		1

$(110100)_2$

ii)  $(0.75)_{10} = (?)_2$

$$0.75 \times 2 =$$

$$0.75 \times 2 = 1.50$$

$$0.50 \times 2 = 1.00$$

$$\begin{array}{r} 0.75 \\ \times 2 \\ \hline 1.50 \end{array}$$

\* Bit length of Octal no. system =  
 $\frac{1}{3}$  × bit length of binary system

3.) Decimal conversion of Octal to binary

i.)  $(572)_8$  to binary

$$\begin{array}{r} 572 \\ 8 \big) 572 \\ -64 \quad | \\ \hline 72 \end{array} \quad (10111010)_2$$

$\sqrt{572}$

ii.)  $(678.05)_8 \rightarrow (?)_2$

$$(110111100.000101)_2$$

8421

4.) Conversion of binary to Octal.

i.)  $(11000101.010110)_2 \rightarrow (10)_8$

$$(305.26)_8$$

5.) Conversion of Octal to decimal.

i.)  $(456.77)_8 \rightarrow (?)_{10}$

$$4 \times 8^2 + 5 \times 8^1 + 6 \times 8^0 + 7 \times 8^{-1} + 7 \times 8^{-2}$$

$$\rightarrow 256 + 40 + 6 + 0.875 + 0.1093$$

$$\rightarrow (302.884)_{10}$$

## 6) Conversion of decimal to Octal

ii)  $(987.66)_{10}$  to  $( )_8$ 

$$\begin{array}{r} 8 | 987 | 3 \\ 8 | 123 | 3 \\ 8 | 15 | 7 \\ \hline & 1 & \end{array}$$

$$(1733.5217)_8$$

$$\begin{aligned} 0.66 \times 8 &= 5.28 \\ 0.28 \times 8 &= 2.24 \\ 0.24 \times 8 &= 1.92 \\ 0.92 \times 8 &= 7.36 \end{aligned}$$

5421

123  
8) 987(5  
78  
—  
15  
—  
27  
—  
24

## 7) Conversion of Hexadecimal to binary

i)  $(ABCDEF.76A)_{16} \rightarrow ( )_2$ 

$$(1010.1011.1100\ 1101.0111011010)_2$$

8421

## 8) Conversion of binary to Hexadecimal

i)  $\underline{0011}, \underline{0100}, \underline{0001}, \underline{0110}, \underline{1110}_2 \rightarrow ( )_{16}$ 

$$(1B1.EE)_{16}$$

## 9) Conversion of decimal to Hexadecimal

i.)  $(5072)_{10} \rightarrow ( )_{16}$ 

16) 5072

$$\begin{array}{r} 16 | 5072 | 0 \\ 16 | 317 | 13 \\ 16 | 19 | 3 \\ \hline & 1 & \end{array}$$

$$(13D0)_{16}$$

10.) Conversion of decimal to Hexadecimal

i.)  $(456)_8 \rightarrow (12E)_{16}$

000100101110

$(12E)_{16}$

## # Complements

1) 9's complement

i) 54378

$$\begin{array}{r} 99999 \\ - 54378 \\ \hline \end{array}$$

45621  $\rightarrow$  9's complement

2) 10's complement

add 1 to the 9's complement

i) 54378

$$\begin{array}{r} 45621 \\ + 00001 \\ \hline \end{array}$$

45622  $\rightarrow$  10's complement

\* Subtraction using 9's complement method

Q. Using 9's complement subtract:

$$72532 - 3250 \text{ (MSB)}$$

Ans. (i)

$$\begin{array}{r}
 99999 \\
 - 03250 \\
 \hline
 96749
 \end{array}$$

(ii)

$$\begin{array}{r}
 72532 \\
 + 96749 \\
 \hline
 169281
 \end{array}$$

end

Carry

\* If end-carry is generated answer is positive

$$\begin{array}{r}
 69281 \\
 + 1 \\
 \hline
 69282 \text{ (Ans)}
 \end{array}$$

2.  $50780 - 1468$

(i)

$$\begin{array}{r}
 99999 \\
 - 01468 \\
 \hline
 98531
 \end{array}$$

ii)

$$\begin{array}{r}
 50780 \\
 + 98531 \\
 \hline
 149311
 \end{array}$$

iii)

$$\begin{array}{r}
 49311 \\
 + 1 \\
 \hline
 49312 \text{ Ans}
 \end{array}$$

Note → If end carry = No. is +positive

\* If not " " = No. is -ve

Case 2

3)

$$3250 - 72532 \quad (M < N)$$

(M)                    (N)

i)

Find 9's complement of N

$$\begin{array}{r}
 9 9 9 9 9 \\
 - 7 2 5 3 2 \\
 \hline
 2 7 4 \underline{6} 7
 \end{array}$$

ii)

Add M with obtained result

$$\begin{array}{r}
 2 7 4 6 7 \\
 + 3 2 5 0 \\
 \hline
 3 0 7 1 7
 \end{array}$$

NOTE- No. of digits = No. of digit result no. So end carry not generated.

4)

$$20512 - 60886 \quad (M < N)$$

i)

$$\begin{array}{r}
 9 9 9 9 9 \\
 - 6 0 8 8 6 \\
 \hline
 3 9 \underline{1 1 3}
 \end{array}$$

(i)

$$\begin{array}{r}
 9 9 9 9 9 \\
 - 5 9 6 2 5 \\
 \hline
 4 0 3 7 4
 \end{array}$$

ii)

$$\begin{array}{r}
 3 9 1 1 3 \\
 + 2 0 5 1 2 \\
 \hline
 5 9 \underline{6 2 5}
 \end{array}$$

• End carry discarded in 10's complement

Date - / - /

## ★ Subtraction using 10's Complement method.

Q1)  $72532 - 3250$  (M > N)

i) Find 10's complement of N

$$\begin{array}{r} 96749 \quad (\text{9's complement}) \\ + \quad 1 \\ \hline 96750 \end{array}$$

10's complement

ii.)

$$\begin{array}{r} 96750 \\ + 72532 \\ \hline 169282 \end{array}$$

End Carry

iii) Discarding the end carry

ans. = 69282 - ~~69282~~ (Ans)

Q2)  $20512 - 60886$

i)  $39113 -$  9's complement

$$\begin{array}{r} 39113 \\ + 88887 \\ \hline 39114 \end{array}$$

ii)

$$\begin{array}{r} 39114 \\ + 20512 \\ \hline 59626 \end{array}$$

iii)

$$\begin{array}{r} 88887 \\ + 20512 \\ \hline 109399 \end{array}$$

Q3.  $3250 - 72532$  (MCN)

i) 10's complement of N

$$\begin{array}{r}
 99999 \\
 -72532 \\
 \hline
 27467 \\
 + \quad \quad \quad 1 \\
 \hline
 27468
 \end{array}$$

ii)  $3250$   
 ~~$+ 27468$~~   
 $30718$

iii) No end carry so find 10's complement

$$\begin{array}{r}
 99999 \\
 -30718 \\
 \hline
 69281 \\
 + \quad \quad \quad 1 \\
 \hline
 69282
 \end{array}$$

★ 1's Complement

given  $\rightarrow$  111111  
101001  
010110  $\rightarrow$  Ans. 1's Complement

★ 2's Complement

$$\begin{array}{r}
 010110 \\
 + \quad \quad \quad 1 \\
 \hline
 010111 \rightarrow 2's \text{ complement}
 \end{array}$$

## # Subtraction Using 1's Complement Method

Q.1 Using 1's complement method, subtract 84-67

2	8	4	0
2	4	2	0
2	2	1	
2	1	0	
2	5	1	
2	2	0	
		1	

$$84 \rightarrow 1010100$$

$$67 \rightarrow 1000011$$

2	6	7	1
2	3	3	1
2	1	6	0
2	8	0	
2	4	0	
2	2	0	
		1	

Step 1 :- Finding 1's complement of 'N'

$$\begin{array}{r} 11011111 \\ - 1000011 \\ \hline 10111100 \end{array}$$

Step 2 :- Addition of M with obtained result.

$$\begin{array}{r} 1010100 \\ + 0111100 \\ \hline 10010000 \end{array}$$

Carry

$$\begin{array}{r} 0010000 \\ + 10001111 \\ \hline \end{array}$$

$$\begin{array}{r} 0010000 \\ + 10001111 \\ \hline 00100001 \end{array} \rightarrow \text{ans}$$

\* add carry in i's complement sub.

(M>N)  $q=1$ ,  $l=2$  (end carry removed)

Q2. 90 - 55 (M>N)

2	90	0	2	55	1
2	45	1	2	27	1
2	22	0	2	13	1
2	11	1	2	6	0
2	5	1	2	3	1
2	2	0	2	"	1
1					

i's complement of  $\alpha$

$$\begin{array}{r} 1111101111 \\ - 0110111010 \\ \hline 1001000 \end{array}$$

Add  $\rightarrow$

$$\begin{array}{r} 1011010 \\ + 1001000 \\ \hline 0100010 \end{array}$$

Again find i's complement

$$2^0 + 2^2 + 2^3 + 2^4$$

$$\begin{array}{r} 1100010 \\ \hline 001110 \end{array}$$

$$\begin{array}{r} 0100010 \\ + 0100011 \\ \hline 0100011 \end{array} \rightarrow \text{ans}$$

MKN      9's      10's      1's      2's  
 ↓      ↓      ↓  
 no carry      No carry      again find 1's compl      Again, find 2's.

(Q3)  $67 - 84$  (MKN)

2	67	1	$67 \rightarrow 1000011$
2	33	1	$84 \rightarrow 1010100$
	1		

1's complement

$$\begin{array}{r}
 1111111111 \\
 - 1010100 \\
 \hline
 0101010001001
 \end{array}$$

Add  $\rightarrow$

$$\begin{array}{r}
 010101110101 \\
 + 1000011000010 \\
 \hline
 110111010001001
 \end{array}$$

1's complement

$$\begin{array}{r}
 110111010001001 \\
 \downarrow \\
 1's \rightarrow 001000101100100
 \end{array}$$

★

Using 2's complement method subtract

i)  $84 - 67 \quad (\text{M} > N)$

$$84 \rightarrow 1010100$$

$$67 \rightarrow 1000011$$

i) 2's complement of N -

$$\begin{array}{r} \text{1's} \\ 0111100 \\ + \quad \quad \quad 1 \\ \hline \text{2's} \quad 0111101 \end{array}$$

ii) Add  $\rightarrow$

$$\begin{array}{r} 0111101 \\ + 1010100 \\ \hline 10010001 \end{array}$$

iii) Discard the 1.  $\rightarrow 0010001$

2)  $63 - 89$

$$\begin{array}{r} 2 | 63 | 1 \\ 2 | 31 | 1 \\ \hline 2 | 15 | 1 \\ 2 | 7 | 1 \\ 2 | 3 | 1 \\ 1 \end{array}$$

$$\begin{array}{r} 2 | 89 | 1 \\ 2 | 44 | 0 \\ \hline 2 | 22 | 0 \\ 2 | 11 | 1 \\ 2 | 5 | 1 \\ 2 | 2 | 0 \\ 1 \end{array}$$

Date - 1-2-12

$$63 \rightarrow 111111$$

~~89 → 1011001~~

$\partial$ 's complement of 84

$$\begin{array}{r} 1011001 \\ 0100110 \\ + \phantom{0100110} \\ \hline 0100111 \end{array}$$

Add →

$$\begin{array}{r}
 111111 \\
 0100111 \\
 + 0111111 \\
 \hline
 1100110
 \end{array}$$

Again find i's complement

1's  $\rightarrow$  0011001

$$2's \rightarrow \frac{+1011010}{0011010} \rightarrow \text{ans}$$

## # Signed number System and Unsigned number system.

- \* 1 at the MSB side represent a -ve no.
- \* 0 at the " " " " " " +ve no.

$$\text{Range} \rightarrow -2^{n-1} \text{ to } (+) 2^{n-1}$$

## # Addition by using signed 2's complement

$$\begin{array}{r}
 1) +6 \\
 +13 \\
 \hline
 +19
 \end{array}
 \quad
 \begin{array}{r}
 00000110 \\
 +00001101 \\
 \hline
 \underline{00010011}
 \end{array}$$

$$2) -6 + 13 = +7$$

$$\begin{array}{r}
 11111001 \\
 +00001101 \\
 \hline
 11111010 \rightarrow \text{2's complement of } +6 \\
 +00001101 \\
 \hline
 \textcircled{1}00001101 \\
 \downarrow \text{MSB} \quad \downarrow \\
 \text{discard} \quad +7 \\
 \Rightarrow 0+\text{ve}
 \end{array}$$

$$3) +6 + (-13) = -7$$

$$\begin{array}{r}
 111110010 \\
 +00001101 \\
 \hline
 111110011 \rightarrow \text{2's of } +13 \\
 +00000110 \\
 \hline
 111111001 \\
 \downarrow \\
 10000110 \\
 +00001101 \\
 \hline
 \textcircled{1}00000111 = -7
 \end{array}$$

Signed  
bit

Date - / - / -

48)  $-6 + (-13)$

8421

0110

1101

1's  $\rightarrow$  000000110

2's  $\rightarrow$  + 111111001

11111010  $\rightarrow$  2's of 6

00001101  
1's 11110010

+  
2's 1111001  $\rightarrow$  2's of 13

111111010  
+ 11110011  
① 11101101

↓

10010010  
+  
2's 10010011  $\rightarrow$  -19

Von Neumann  
Architecture

Harvard  
Architecture

- 1) Instruction and data are stored in the same memory.
  - 2) Same bus for both instruction and data.
- 1) Instruction and data are stored in different memories.
  - 2) Different bus.

### # Signed Number Subtraction

$$1) (+6) - (+13)$$

$$00000110 \rightarrow +6$$

$$+13 \rightarrow 00001101$$

$$1's \rightarrow 11110010$$

$$\begin{array}{r} 00000110 \\ + 11110010 \\ \hline 10000110 \end{array} \rightarrow -7$$

$$+10000110$$

$$\downarrow$$

$$10000110$$

$$\begin{array}{r} 10000110 \\ + 10000110 \\ \hline 10000110 \end{array} \rightarrow -7$$

Date - / - / -

2)  $(+20) - (+27)$

168421

10100

11011

00010100  $\rightarrow$  20

0 00011011

1's 11100100

+ 11100101

2's 11100101  $\rightarrow$  27

000101

0 0010100

+ 11100101

111111000

↓

1 0000110

+ 1

1000010111  $\rightarrow$  -7

3)  $(-6) - (+15)$

000000110  
1's 111110001

+ 1

2's 11111010

00001111

1's 111110000

+ 1

111110001

000000000

11111010

+ 11110001

01110111

discard ↓

11110000

+ 1

2's → 000010101

$\rightarrow$  -21

4.)  $(+6) - (-15)$

~~$$\begin{array}{r}
 00000110 \\
 +00000000 \\
 \hline
 11110110 \\
 \downarrow \\
 10001001 \\
 +011111 \\
 \hline
 10001010 \rightarrow -
 \end{array}$$~~

8421  
101015  
+0

~~$$\begin{array}{r}
 00000110 \\
 +00000110 \\
 \hline
 11110110 \\
 \downarrow \\
 10001001 \\
 +011111 \\
 \hline
 10001010 \rightarrow -
 \end{array}$$~~

0's 00000110

168421  
1010

00001111

10100

00010101 → +2

5.)  $(-20) - (-10)$

~~$$\begin{array}{r}
 10001001 \\
 +00010100 \\
 \hline
 11101011 \\
 +0001010 \\
 \hline
 11110110 \rightarrow -10
 \end{array}$$~~

00010100

+0001010

is 11101011

-10001010

+0001010

→ -10

+0001010

=

0's 11101011

+0001010

11110110

## Overflow

Rule: If the input carry is different from the op carry then there is an overflow.

$$+70 \rightarrow 01000110$$

$$+80 \quad 01010000$$

$$150 \quad (0)10010110$$

case of overflow

XOR is used.

Number Representation

Floating point  
Representation

IEEE 754  
Floating point  
Representation

## Floating Point Representation

Defined by  $m \times 2^e$

$m$  = mantissa

$e$  = exponent

$2$  = radix

Q.  $613.456 \rightarrow$  floating point

Mantissa  
 $613456$

Exponent  
 $+3$

$$\therefore \text{No. is } .613456 \times 10^3$$

2) 1.0111.001 to floating point

Mantissa

•10111001

Exp.

+5

Floating no. is - •10111001  $\times 2^5$

$\equiv$

64.32 × 8421

2) IEEE754 Floating Point Representation

- i) Signed bit
  - ii) Biased Exponent
  - iii) Normalized Mantissa
- } 3 components of IEEE754

i) Signed Bit

+ve, 0 will be in the MSB side.  
-ve, 1 .. .. .. .. .. ..

ii) Biased Exponent

If exponent size is of 8 bit, then the biased no. will be -

$$\begin{aligned} \text{Size-1} &= 7 \\ 2^{-1} &= 2^{-1} \\ &= 127 \end{aligned}$$

If exp. size is of 11 bit, then biased no -

$$\begin{aligned} 2^{\text{size}-1} &= 2^{10} \\ &= 1023 \end{aligned}$$

### 3) Normalized Mantisca


$$\begin{aligned} & 1011.11 \quad (1.---) \\ = & 1.01111 \times 2^3 \\ = & \end{aligned}$$

Two parts

- 1) Single bit precision
- 2) Double bit precision


#### 1. Single bit precision

It consists of 32-bit



#### 2. Double bit precision

It consists of 64-bit



## Circuits


They are of 2 types -

1) Combinational Circuit

2) Sequential Circuit


# Difference b/w both →

Clock is present only in sequential circuit.



Rising Edge → 0-1  
level → always 1  
Falling Edge → 1-0

# Frequency of a clock



$$\text{Period} = 10 \text{ ns}$$


$$\text{Frequency, } f = \frac{1}{T}$$

$$= \frac{1}{10 \times 10^{-9}} = 100 \text{ MHz}$$

# Combinational Circuit

## 1) XOR Gate

Symbol →



Boolean expression


$$\begin{aligned}
 Y &= A \oplus B \\
 &= A\bar{B} + \bar{A}B \\
 &= 1 \cdot 0 + 0 \cdot 1 \\
 &= 0 + 0 \\
 &= 0
 \end{aligned}$$

Truth Table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

## 2) XNOR Gate

Symbol



Boolean Expression

$$\begin{aligned}
 Y &= A \oplus B \\
 &= \bar{A}\bar{B} + \bar{A}B \\
 &= \bar{A}\bar{B} \cdot \bar{A}B \\
 &= (\bar{A} + \bar{B})(\bar{A} + B) \\
 &= \bar{A} \cdot \bar{A} + \bar{A}B + \bar{B}A + B \cdot \bar{B} \\
 &= 0 + \bar{A}B + BA \\
 &= \boxed{Y \leftarrow \bar{A}B + AB}
 \end{aligned}$$

Adder

Half adder


To add 2 bit  
no.s

Full adder


To add three  
1-bit numbers★ Half Adder.

A	B	S	C
0	0	0	0
1	0	1	0
0	1	1	0
1	1	0	1

Circuit diagram



## Half Adder Design using AND, OR, NOT.



## \* Full Adder


A	B	$C_{in}$	S	$C_{out}$
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Boolean Expression  $\rightarrow A \oplus B \oplus C_{in}$


$$\text{Sum} \Rightarrow \bar{A}\bar{B}C_{in} + \bar{A}BC_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$

$$\text{Carry} \Rightarrow (A \oplus B)C_{in} + A \cdot B$$

# Circuit Diagram



## 4-bit Binary Adder




(1) 0 1 0 0


$$Cout = 1$$

$$\begin{array}{r}
 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 \\
 & \underline{0} & 1 & 0 & 1 \\
 (1) & 0 & 0 & 1 & 0
 \end{array}$$

## 4 bit Binary Subtractor.



## 4 bit binary Adder/Subtractor



If  $M = 1$ , Circuit will act as a Subtractor  
 "  $M = 0$ ", .., .., .., .. an Adder.

$$\bar{A}\bar{B} + A\bar{B}$$

$$1 \cdot \bar{B} + 0 \cdot B$$

$$M = 0$$

$$0 \cdot \bar{B} + 1 \cdot B.$$

$$= \emptyset$$

## ★ Half Subtractor


A	B	D	B.
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{Difference, } D = \overline{A}B + A\overline{B}$$

$$= A \oplus B$$

$$\text{Borrow, } B = \overline{A}B$$

Circuit Diagram



## ★ Full Subtractor

A	B	Bin	D	Bout	$D-1$
0	0	0	0	0	
0	0	1	1	1	
0	1	0	1	1	
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	0	
1	1	0	0	0	
1	1	1	1	1	

$$\text{Statement } D = \overline{AB}B_{in} + \overline{A}\overline{B}B_{in} + A\overline{B}B_{in} +$$

$$\Rightarrow \overline{AB}B_{in}$$

~~$\overline{AB}$~~

$$\Rightarrow A\oplus B\oplus B_{in}$$

$$B_{out} = \overline{AB}B_{in} + \overline{A}\overline{B}B_{in} + \overline{A}\overline{B}B_{in} +$$


$$\overline{AB}B_{in}$$

$$\Rightarrow B_{in}(AB + \overline{A}\overline{B} + \overline{A}B(B_{in} + \overline{B_{in}}))$$

$$\overline{B_{out}} \Rightarrow B_{in}(A\oplus B) + AB$$

~~$B_{in}$~~

Circuit Diagram.





## Carry Look ahead adder

A	B	Cin	Cout	
0	0	0	0	
0	0	1	0	
0	1	0	0	
0	1	1	1	
1	0	0	0	
1	0	1	1	
1	1	0	1	
1	1	1	1	

$$P = A \oplus B$$

$$G = AB$$

$$Cout = (A \oplus B)Cin + AB$$

$$Cout = PCin + G$$

↓ Generalization

$$C_i = PC_{i-1} + G_i$$

$$C_0 = PC_{-1} + G_0$$

$$i=0$$


$$C_1 = P_1 C_0 + G_1$$

$$C_1 = P_1 (P_0 C_{-1} + G_0) + G_1$$

$$C_1 = P_0 P_1 C_{-1} + 2P_1 G_0 + G_1$$

## Multiplexer

1) 2x1 Multiplexer




S	Y
0	A
1	B


S = Select Line

Boolean Expression  $\rightarrow$   
 $Y = \bar{S}A + S\bar{B}$

Circuit Diagram




2) 4x1 Multiplexer (MUX)



S <sub>1</sub>	S <sub>0</sub>	Y
0	0	A
0	1	B
1	0	C
1	1	D

$$Y = \bar{S}_0 \bar{S}_1 A + \bar{S}_0 S_1 B + S_0 \bar{S}_1 C + S_0 S_1 D$$


# Circuit Diagram



- Q1. Write down the TT and Boolean Expression of the given Diagram.

Truth Table

Ans. A




S	R	Y
0	0	$A \oplus B$
0	1	0
1	0	$\bar{C}$
1	1	$(D+E)\bar{C}$

$$Y = \bar{S}R(A \oplus B) + \bar{S}R(0) + S\bar{R}(\bar{C}) + SR\bar{C}(D+E)$$

## Demultiplexer (DEMUX)

1) 1x2 DEMUX




Truth Table

$S$	$Y_0$	$Y_1$
0	1	0
1	0	1

Boolean Expression

$$Y_0 = \overline{SA} \quad Y_1 = SA$$

Circuit Diagram.




2) 1x4 DEMUX

Truth Table

$A$	$S_1$	$S_0$	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$$Y_0 = \overline{S_0} \overline{S_1} A, Y_1 = \overline{S_1} S_0 A, Y_2 = S_0 S_1 A$$

$$Y_3 = S_1 S_0 A$$



## Single Precision and Double Precision

Q. Represent 73.125 to 32 bit and 64-bit Precision

2	73	1	Sign bit = 0
2	36	0	
2	18	0	73.125 $\Rightarrow$ 1001001.001
2	9	1	$\Rightarrow 1.001001001 \times 2^6$
2	4	0	Mantissa $\Rightarrow$ 001001001
2	2	0	Biased-Exponent = 6 + 127 = 133
Size $\rightarrow 2^{8-1}$	133	$\Rightarrow 10000101$	
	= 127		

64-bit

0	10000101	001001001000000000000000
---	----------	--------------------------

← 8 → 23 bit →

$$73.125 = 1001001.001$$

Normalized Mantissa -  $1.001001001 \times 2^6$

Mantissa  $\Rightarrow 001001001$

$$2^{\text{size}-1} \rightarrow 1 = 2^{7-1} \div 1 = \underline{\underline{1023}}$$

$$\text{Biased exponent} = 6 + 1023 = 1029$$

$$1029 - 1000000101$$

0|1000000101 | 001001001 → all zeroes upto 52

Q. Represent 84.05 to 32-bit and 64-bit.

Sol:

2	8	4	0	0 = bias	$0.05 \times 2 = 1.00$
2	4	2	0		$0.05 \times 2 = 0.10$
2	2	0	1	$\leftarrow 2^{3-1}$	$0.1 \times 2 = 0.2$
2	1	0	0	$\leftarrow 2^{2-1}$	$0.2 \times 2 = 0.4$
2	5	1	0	$\leftarrow 2^{1-1}$	$0.4 \times 2 = 0.8$
2	2	0	0	$\leftarrow 2^{0-1}$	$0.8 \times 2 = 1.6$

$$84.05 \rightarrow 1010100.00000000$$

Date - / - / -

Normalised Mantissa  $\rightarrow 1.010100000 \times 10^6$


Mantissa  $\rightarrow 010100000$

$$2^{8-1} - 1 = 127$$

Biased exp. =  $6 + 127 = \underline{133}$

~~010100000~~

0|10000101 |0101000000000000000000




## ★ MICRO-OPERATION

Types of micro-operation




→ Register transfer micro-operation

Register → fitted present in ALU.



\* Transfer the content of register  $R_1$  to  $R_2$

\* If ( $P=1$ )



→ Arithmetic Micro-operation

$$R_3 \leftarrow R_1 + R_2$$

$$R_3 \leftarrow R_1 - R_2$$

$$R_3 \leftarrow R_1 + \overline{R}_2 + 1$$

$$R_1 \leftarrow \overline{R}_1$$

$$R_1 \leftarrow \overline{R}_1 + 1$$

$$R_1 \leftarrow R_1 - 1$$

$$R_1 \leftarrow R_1 + 1 \rightarrow \text{Increment}$$

→ Logic - Micro-operation

Boolean Function

Micro-operation

$$F_0 = 0$$

$$F \leftarrow 0$$

$$F_1 = xy$$

$$F \leftarrow x \wedge y$$

$$F_2 = \bar{x}y'$$

$$F \leftarrow x \wedge \bar{y}$$

$$F_3 = \bar{x}'$$

$$F \leftarrow x$$

$$F_4 = x'y$$

$$F \leftarrow \bar{x} \wedge y$$

$$F_5 = y$$

$$F \leftarrow y$$

$$F_6 = x \oplus y$$

$$F \leftarrow x \oplus y$$

$$F_7 = x + y$$

$$F \leftarrow x \vee y$$

$$F_8 = (x+y)'$$

$$F \leftarrow (x \vee y)'$$

$$F_9 = (\bar{x} \oplus y)'$$

$$F \leftarrow (\bar{x} \oplus y)'$$

$$F_{10} = y'$$

$$F \leftarrow y'$$

$$\begin{aligned}F_{11} &= x + y \\F_{12} &= x' \\F_{13} &= x' + y \\F_{14} &= (xy)' \\F_{15} &= 1\end{aligned}$$

$$\begin{aligned}F &\leftarrow X \vee Y \\F &\leftarrow \overline{X} \\F &\leftarrow \overline{X} \vee Y \\F &\leftarrow (X \wedge Y)' \\F &\leftarrow \top\end{aligned}$$

## → Shift Micro-operation

Sh.lR → Shift-left the content of Register R

Sh.rR → Shift-right " " " "

c.i.lR → Circular-shift-left the content of Reg.R.

c.i.rR → Circular-shift-right " " " "

Ash.lR → Arithmetic shift-left the content of Reg.R.

Ash.rR → " right " " " "


★ Shift  
MSB → LSB

$\downarrow$   
10 → right shift, then no. will be divided by 2.  
5

LSB → MSB

$\downarrow$   
20 left shift, then no. will be multiplied by 2.

## \* Shift Left Operation (Shl)




Eg.  $\Rightarrow 00001010 \Rightarrow 10$   
L.S. by 1

$00010100 \Rightarrow 20$

2)  $0010101000 \Rightarrow 168$

$0101010000 \Rightarrow \underline{336}$

## \* Shift Right Operation (Shr)




1)  $00101000 \Rightarrow 40$   
 $00010100 \Rightarrow 20$

2)  $01010100 \Rightarrow 84$

$00101010 \Rightarrow 42$

\*

## Circular Shift Left (CIL)




Eg. 3)

$$00101000 \Rightarrow 40$$

$$01010000 = 80$$

\*

## Circular Shift Right (CSR)




Eg. 3)

$$00101000$$


$$00010100 \Rightarrow 20$$

## Arithmetic Left Shift



Discard

## Arithmetic Right Shift



\* Selective Set

$$\begin{array}{r} \xrightarrow{\text{Set}} \\ \begin{array}{r} 1 0 0 1 \\ + 0 1 1 0 \\ \hline 1 1 1 1 \end{array} \end{array}$$

Set  $\rightarrow 1$   
Reset  $\rightarrow 0$

Perform OR operation

\* Selective Complement.

In this, we use XOR gate

$$\begin{array}{r} 1 0 1 0 \\ \oplus 0 0 1 1 \\ \hline 1 \cancel{0} 0 1 \end{array}$$

\* Selective Clear

$$\begin{array}{r} 0 0 1 1 \\ 0 0 0 0 \\ \hline 0 0 0 0 \end{array}$$

use AND gate


\* Decoder

① 2x4 Decoder

② 3x8 Decoder

\* for  $n$  i/p, lines, there will be  $2^n$  o/p's

Date - / - / -



$E \rightarrow$  Enable


$E$	$A_0$	$A_1$	$Y_0$	$Y_1$	$Y_2$	$Y_3$
0	X	X	X	X	X	X
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

$$Y_0 = E \cdot \overline{A}_0 \overline{A}_1 \cdot \text{?}$$

$$Y_1 = E \cdot \overline{A}_0 A_1 \cdot \text{?}$$

$$Y_2 = E A_0 \cdot \overline{A}_1 \cdot \text{?}$$

$$Y_3 = E A_0 A_1 \cdot \text{?}$$




$\xrightarrow{A}$  Multiplicand  
 $\times B$   $\rightarrow$  Multiplier

Date - / - / -

## Booth's Multiplication Algorithm

→ We perform the multiplication by using shift and addition operation.



$Q_n \rightarrow$  LSB of QR

Date: 1/1/2023

Q1. Multiply  $9 \times 13$  using Booth's Algo

$$BR = 9 = 01001 \quad Range = -(2^{n-1}) \text{ to } 2^n$$

$$QR = 13 = 01101 \quad n=5 \\ = -15 \text{ to } 16$$

$$SC = 5$$

$$= 101$$

$$2's \text{ of } BR \Rightarrow 10111$$

$$2's \text{ of } QR \Rightarrow 10011$$

$Q_n Q_{n+1}$	BR	AC	QR	$Q_{n+1}$	SC
1 0	Initial <del>00000</del>	00000	01101	0	101
	Sub BR - 10111				
0 0 1	Ashr 0011011	10110	1	100	<del>10000</del>
	Add BR 00100	10110	D	011	<del>011</del>
	Ashr 00010	01011			
+ 0	Sub BR 11001	01011	1	010	
	Ashr 11100	10101			
1 1	Ashr 11110	01010	1	001	
0 1	Add BR 00111	01010	0	000	
	Ashr 00011	10101			

$$\text{Ans} \rightarrow 00111 \oplus 01010 \Rightarrow \underline{\underline{117}}$$

Q:

Multiply  $+7 \times 3$  using Booth's Algorithm

Sol:

$$\text{Range} = -2^{n-1} \text{ to } 2^{n-1}$$

$$n=4$$

$$= -7 \times 0 + 8$$

$$7 = 0111 \leftarrow BR$$

$\downarrow 2^3$

$$1001$$

$$3 = 0011$$

$\downarrow 2^3$

$$QR \Rightarrow 1101$$

$Q_n Q_{n+1}$	$BR$	$AC$	$Q_R$	$Q_{n+1}$	$SC$
1 0	initial	0000	1101	0	100
	sub.	1001	1101		
	Ashr	1100	1110	1	011
0 1	add	0011	1110		
	Ashr	0001	1111	0	010
1 0	sub	1010	1111		
	Ashr	1101	0111	1	001
1 1	ashr	1110	1011		000

$$\text{Ans} \rightarrow 1110101_2 = -2$$

$$\begin{array}{r} 001010 \\ + 001011 \\ \hline 1001011 \end{array}$$

3) Multiply ( $16 \times 18$ ) using Booth's Algo

Sol.

$$16 \rightarrow 010000 \rightarrow n=6$$

$$18 \rightarrow 010010 \rightarrow QR$$

$$\begin{array}{r} 1111 \\ 2^5 16 \Rightarrow 10111 \\ + 1 \\ \hline 110000 \rightarrow BR \end{array}$$

$$\begin{array}{r} 111110 \\ 010000 \\ 001110 \\ + 110000 \\ \hline 111110 \end{array}$$

$$\begin{array}{r} 101110 \\ 2^5 18 \Rightarrow 0101101 \\ + 1 \\ \hline 101110 \end{array}$$

Q <sub>n</sub> Q <sub>n+1</sub>	BR	AC	QR	Q <sub>n+1</sub>	SC
Initial	000000	000000	010010	0	110
00 Ashr	000000	000000	001001	0	0101
10 sub	010000	010000	001001	1	100
Ashr	001000	000100	000100	1	100
01 add	110000	110000	000100	0	11
	111100	111100	000010	0	
00 ashr	111110	111110	000001	0	10
10 sub	011110	011110	000001	1	01
Ashr	000111	000000	000000	1	
01 add	110111	110111	000000	0	
Ashr	111011	111011	000000	0	00

111011100000

~~200~~

100100011111

+ 1

1001001000000  $\Rightarrow \underline{-288}$

Q.  $-8 \times -9$  using Booth's Algorithm

8  $\rightarrow$  1000

9  $\rightarrow$  1001

Range =

$(2^{n-1}-1)$  to  $2^{n-1}$

= -15 to 16

8 complement  $\Rightarrow$  01000  $\rightarrow$  BR

9 "  $\Rightarrow$  0111 10111  $\rightarrow$  QR

$Q_n Q_{n+1}$	BR	AC	QR	$Q_{n+1}$	Sc
1 0	Initial	00000	10111	0	101
	Sub	01000	10111		
	Ashr	00100	001011	1	100
1 1	Ashr	00010	00101	1	011
1 1	Ashr	00001	00010	1	10
0 1	add	11001	00010		$\begin{array}{r} 000111 \\ 110000 \\ \hline 110111 \end{array}$
	Ashr	11100	10001	0	01
1 0	Sub	00100	10001	0	$\begin{array}{r} 110111 \\ 010000 \\ \hline 110111 \end{array}$
		00010	01000	1	$\begin{array}{r} 110111 \\ 110000 \\ \hline 010111 \end{array}$
$-8 \times -9 = 0001001000 \Rightarrow \underline{\underline{72}}$					

110011 | 100000

use in selection of register.


Date - / - / -

## ★ 3x8 Decoder

For  $n \text{ i/p} = 2^n \text{ o/p}$

$$\begin{array}{l} 2^2 \times 4 \\ 2^3 = 8 \\ = 4. \end{array}$$

3x8 Decoder



E	A	B	C	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
0	X	X	X	X	X	X	X	X	X	X	X
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	0	1	0	0
1	1	0	1	0	0	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0	0


	Y <sub>7</sub>
11011100	0
01101100	0
11100100	0
01100100	0
11100100	0
01100100	0
11100100	1

$$Y_0 = E \bar{A} \bar{B} C, \quad Y_1 = \bar{A} \bar{B} C E \cdot I, \quad Y_2 = E A \bar{B} \bar{C}$$

$$Y_3 = E \bar{A} B C, \quad Y_4 = E A \bar{B} C, \quad Y_5 = E A B C$$


$$Y_6 = E A B \bar{C}, \quad Y_7 = E A B C$$

### Circuit Diagram





## Bus System for 4 Registers



Q1 A digital computer has common bus system for 16 - registers of 32-bits size each. How many MUX are needed? What is the size of the MUX? How many selection lines are there?

Sol: 1) No. of MUX = No. of bits in the register.  
 $= 32$  MUX will be needed

2) Size of MUX = No. of register  $\times 1$   
 $= 16 \times 1$

3) No. of selection line =  $2^n$   $n$  ( $2^n$ )  
 $n = 4$ , i.e. 4 Selection lines.

Q2.

32 - Register

64 - bits each

Sol i) No. of MUX = 64 bits

2) Size of MUX =  $32 \times 1$


3) No. of selection line =

$$2^n = 2^{32}$$

$$2^n = 2^5$$

$$n = \underline{5}$$

### ★ General Register Organization (GRO)



Binary Code	Sel A	Sel B	Sel D
000	Input	Input	None
001	$Q_1$	$Q_1$	$Q_1$
010	$Q_2$	$Q_2$	$Q_2$
011	$Q_3$	$Q_3$	$Q_3$
100	$Q_4$	$Q_4$	$Q_4$
101	$Q_5$	$Q_5$	$Q_5$
110	$Q_6$	$Q_6$	$Q_6$
111	$Q_7$	$Q_7$	$Q_7$

<u>OPR</u>	<u>Operation</u>	<u>Symbol</u>
00000	Transfer A	TSFA
00001	Increement A	INCA
00010	ADD A+B	ADD
00011	Subtract A-B	SUB
00110	Decrement A	DECA
01000	AND A and B	AND
01010	OR A and B	OR
01100	XOR A and B	XOR
01110	Complement A	COMA
10000	Shift right A	SHRA
11000	Shift left A	SHLR

## Control word

Ex: 1

## Microoperation

Sel A    Sel B    Sel D

- 1  $R_1 \leftarrow R_2 - R_3$
- 2  $R_4 \leftarrow R_4 \vee R_5$
- 3  $R_6 \leftarrow R_6 + 1$
- 4  $R_7 \leftarrow R_1$

$R_1$	$R_2$	$R_3$
$R_2$	$R_3$	$R_4$
$R_4$	$R_5$	$R_4$
$R_6$	-	$R_6$
$R_1$	-	$R_7$

- 5 Output  $\leftarrow R_2$
- 6 Output  $\leftarrow$  Input
- 7  $R_4 \leftarrow \text{Shl}R_4$
- 8  $R_5 \leftarrow 0$

$R_2$	-	None
Input	-	None
$R_4$	-	$R_4$
$R_5$	$R_5$	$R_5$

60

## Control word.

1	010	011	001	00101
2	100	101	100	01010
3	110	000	110	00001
4	001	000	111	00000
5	010	000	000	00000
6	000	000	000	00000
7	100	000	100	11000
8	101	101	101	01100

Ex.-2

Logic Level

Microoperation Sel A Sel B Sel D

$R_1 \leftarrow R_2 + R_3$	$R_2$	$R_3$	$R_1$
$R_4 \leftarrow R_4$	$R_4$	-	$R_4$
$R_5 \leftarrow R_5 - 1$	$R_5$	-	$R_5$
$R_6 \leftarrow \text{Shl } R_1$	$R_1$	-	$R_6$
$R_7 \leftarrow \text{Input}$	Input	-	$R_7$

Control Word

010	011	101	010
100	-	100	00000
101	-	101	00010
110	-	110	11000
111	-	-	00000


STACK ORGANISATION

Flags

↳ Full

↳ Empty

SP

Stack  
Pointer

operation

↳ PUSH

↳ POP

PUSH

 $SP \leftarrow SP + 1$  $M[SP] \leftarrow DR$ address of  
blockif ( $SP \leftarrow 0$ ) then fullEmpty  $\leftarrow 0$

POP

$DR \leftarrow M[SP]$

$SP \leftarrow SP - 1$

If  $(SP \leftarrow 0)$  then Empty  $\leftarrow 1$   
Full  $\leftarrow 0$

## ★ Reverse Polish Notation ( RPN )

$A + B \rightarrow$  Infix Notation

$+ AB \rightarrow$  Prefix or Polish Notation

$AB + \rightarrow$  Postfix or RPN.

Priorities :-

[ ] { } ( )

^


\* /

+ -

$$(A+B) * (C+D)$$

$$AB + * CD +$$


$$AB + CD + *$$



$$(5+6)* (3+4)$$

$$56 + 34 *$$

$$\frac{86}{\times 7}$$



ii)  $(3+4)*[10*(2+6)+8]$

$$\begin{aligned} & (3+4)*[10*26+8] \\ & (3+4)*[1026+*+8] \\ & (3+4)*[1026+*8+] \\ & 34+*1026+*8+ \\ & = 34+1026+*8+* \end{aligned}$$

RPN

$\rightarrow$	$\boxed{3}$	$\rightarrow 4$	$\boxed{+}$	$\rightarrow 10$	$\boxed{*}$	$\rightarrow 10$	$\boxed{+}$	$\rightarrow 8$	$\boxed{*}$
$\rightarrow$	$\boxed{3}$	$\boxed{3}$	$\boxed{+}$	$\boxed{10}$	$\boxed{10}$	$\boxed{7}$	$\boxed{7}$	$\boxed{8}$	$\boxed{*}$

$\boxed{8}$			
$\boxed{80}$		$\boxed{88}$	
$\boxed{7}$		$\boxed{7}$	
$\boxed{8}$	$\boxed{+}$		$\boxed{*}$

iii)  $2*[3+4*(2+1)] / (2*(2+3))$

$$= 2*[3+4*21+] / 2*(2+3)$$

$$= 2*[3+421+*] / 2*(2+3)$$

$$= 2*3421+*+ / 2*23+$$

$$= 2*3421+*+ / 223+$$

$$= 23421+*+* / 223+*$$

RPN  $\rightarrow$   $23421+*+*223+*$ 

$\rightarrow$	$\boxed{2}$	$\rightarrow 3$	$\rightarrow 4$	$\rightarrow 2$	$\rightarrow 3$	$\rightarrow 2$	$\rightarrow 3$	$\rightarrow 12$	$\rightarrow 15$	$\rightarrow 30$
$\rightarrow$	$\boxed{2}$	$\boxed{2}$	$\boxed{4}$	$\boxed{2}$	$\boxed{2}$	$\boxed{2}$	$\boxed{2}$	$\boxed{12}$	$\boxed{15}$	$\boxed{30}$

$\rightarrow$	$\boxed{2}$	$\rightarrow 2$	$\rightarrow 2$	$\rightarrow 2$	$\rightarrow 5$	$\rightarrow 2$	$\rightarrow 10$			
$\rightarrow$	$\boxed{2}$	$\boxed{2}$	$\boxed{2}$	$\boxed{30}$	$\boxed{30}$	$\boxed{30}$	$\boxed{30}$	$\boxed{30}$	$\boxed{3}$	



Date - / - / -

# Computer Instruction / Instructions format

Mode	Op code	Operand Address
------	---------	-----------------

↓                      ↗ 2000

operation to be performed  
+, -, /, \*

Types :-

- ↳ Three address instruction
- ↳ Two         "         "
- ↳ One         "         "
- ↳ Zero         "         "

Q1.)  $(A+B) * (C+D)$

→ Three address

ADD  $R_1, A, B ; R_1 \leftarrow M[A] + M[B]$

ADD  $R_2, C, D ; R_2 \leftarrow M[C] + M[D]$

MUL  $X \leftarrow R_1, R_2 ; M[X] \leftarrow R_1 * R_2$

                    ↳ Register

→ Two address

MOV  $R, A ; R \leftarrow M[A]$

ADD  $R, B ; R \leftarrow R + M[B]$

MOV  $R_2, C ; R_2 \leftarrow M[C]$

ADD  $R_2, D ; R_2 \leftarrow R_2 + M[D]$

MUL  $R, R_2 ; R \leftarrow R * R_2$

MOV  $X, R ; M[X] \leftarrow R$

$\rightarrow$  One Address

LOAD A ;  $AC \leftarrow M[A]$   
 ADD B ;  $AC \leftarrow AC + M[B]$   
 STORE T ;  $M[T] \leftarrow AC \rightarrow A + B$   
 LOAD C ;  $AC \leftarrow M[C]$   
 ADD D ;  $AC \leftarrow AC + M[D] \rightarrow C + D$   
 MULT ;  $AC \leftarrow AC * M[T] \rightarrow (A+B) * (C+D)$   
 (C+D) (A+B)  
 STORE X ;  $M[X] \leftarrow AC$

$\rightarrow$  Zero Address.  $TOS \rightarrow$  Top of stack

PUSH A ,  $TOS \leftarrow M[A]$   
 PUSH B ,  $TOS \leftarrow M[B]$   
 ADD ,  $TOS \leftarrow M[A] + M[B]$   
 PUSH C ,  $TOS \leftarrow M[C]$   
 PUSH D ,  $TOS \leftarrow M[D]$   
 ADD ,  $TOS \leftarrow M[C] + M[D]$   
 MULT ,  $TOS \leftarrow (M[A] + M[B]) * [M[C] + M[D]]$   
 POP X ,  $M[X] \leftarrow TOS$

### ★ Addressing Modes


- |                               |                            |
|-------------------------------|----------------------------|
| (i) Direct Addressing Mode    | x) Auto decrementation A.M |
| (ii) Indirect Addressing Mode |                            |
| (iii) Register Direct .. "    |                            |
| (iv) Register Indirect .. "   |                            |
| v) Immediate Addressing ..    |                            |
| vi) Implicit .. ..            |                            |
| vii) Indexed .. ..            |                            |
| viii) Relative .. ..          |                            |
| ix) Auto increment .. ..      |                            |

### i) Direct AM

We can get the data directly by going on that address.


LOAD R<sub>1</sub>, 2500

Effective Address = 2600



### ii) Indirect AM

Move to the given address, then move to the address, which is stored as data in the primary address.





LOAD R<sub>1</sub>, [2500]

Effective address → 1000

### iii) Register Direct AM

Data moves from 2nd to 1st Register


MOV R<sub>1</sub>, R<sub>2</sub>



### iv) Register Indirect AM

MOV R<sub>1</sub>, [R<sub>2</sub>]

Here R<sub>2</sub> consist of address, not data.



## (v.) Immediate A.M.

Immediately data is given in instructions

LOAD R<sub>1</sub>, 05 → data


## vi.) Implicit / Implied A.M.

Operand of the instruction is specified in the opcode itself.

- CMA → Complement the accumulator
- Ashr

## vii.) Indexed Addressing Mode.

$$EA = [\text{Base Register} + \text{Indexed Register}]$$




## viii.) Relative Address Mode


$$EA = PC + \text{offset}; \quad PC = \text{program counter}$$

$$EA = 500 + 300$$

$$EA = 501 + 299$$



## ix.) Auto increment / Auto decrement AM.



200	300
301	

✓ LOAD R<sub>1</sub> +

Increment

200	201	202	203

LOAD R<sub>2</sub> -

Decrement

- Q.1 An instruction is stored at location 300 with its address field at location 301. The address field has the value 400. A processor register R<sub>1</sub> contains the number 200. Evaluate the effective address if the addressing mode of the instruction is -

- i) Direct
- ii) Immediate
- iii) Relative
- iv) Register Indirect
- v) Indexed with R<sub>1</sub> as the index register.

Sol. i) Direct  $\Rightarrow EA = 400$

300 Instruction

301 Address = 400

ii) Immediate  $\Rightarrow EA = 301$

=	R <sub>1</sub>
=	
=	
400	200

iii) Relative :

$$EA = PC + offset \\ = 302 + 400$$

$$\Rightarrow 702$$