


* Von - Neumann Architecture :-



→ The program and operand are at same place in memory - USP of von-neumann.

→ Control unit :-

The control unit defines the order of execution of instruction.

- It also generates the number of timing signals (clock pulses) that are synchronized with the execution of every microoperation.

Accumulator : Type of register for short-term intermediate storage of arithmetic and logic data in computer CPU.

* Signed Number representation :-

(i) Sign magnitude

(ii) 1's complement

(iii) 2's complement

Signed → having negative sign.

unsigned → positive numbers.

MSB → 0 for +ve

1 for -ve.

Range = $-2^{n-1} \text{ to } 2^{n-1} - 1$

(iii) 2's complement form

$$+5 = 00000101 \quad (\text{2's complement})$$

$$-5 = 11110111 \quad (\text{2's complement})$$

Decimal

Binary

2's complement

$$111 + 101$$

0

00000000

0

1

00000001

1

1

1

1

1

127

01111111

127

128

10000000

-128

255

11111111

-1

Range = $-2^{n-1} \text{ to } 2^{n-1} - 1$

(+5) + (-7)

* Signed number addition and subtraction :

$$(+5) + (+7)$$

$$(+5) + (-7)$$

$$(-5) + (+7)$$

$$(-5) + (-7)$$

Step-1 Determine the binary of the given numbers.

Step -2) Perform the addition if there is carry out then discard it.

Step -3) If the result is negative then determine the 2's complement of the result except the sign-bit (MSB).

eg. $(+5) + (+7)$

$$\begin{array}{r}
 101 \\
 + 111 \\
 \hline
 = 000011000 = 12.
 \end{array}$$

→ Binary subtraction :

Step -1) Determine the binary of given 2 numbers

Step -2) Take 2's complement of subtrahend and add it to the minuend.

Now apply rules of binary addition.

eg. $(+5) - (+7)$


$$\begin{array}{r}
 00000111 \\
 + 11111001 \\
 \hline
 +5 = 00000101
 \end{array}$$

$$\begin{array}{r}
 1111110 : \rightarrow (-2) \\
 \underline{- (00000010)} \\
 \hline
 \end{array}$$

→ Checking overflow condition :

$$+6 \rightarrow 110$$

$$\begin{array}{r}
 +5 \rightarrow 101 \\
 \hline
 \text{cout} \quad \text{C}_m = 0. \\
 \text{(carry inside)}
 \end{array}$$



Hence it is condition of


(100) overflow. = 2.81 -

XOR gate is used to check this overflow condition.

$s = \text{dec by 2 digits}$

* Floating point operations:

- ① IEEE 32-bit format (Single precision format)
- ② IEEE 64-bit format (Double precision format)



→ 8 bit floating point representation with unbiased exponent :-

s_n	s_e					
-------	-------	--	--	--	--	--

$$(-13.9) = -(1.10111001) \times 2^8$$

→ Normalised Mantissa -

E	$\Rightarrow -(1.10111001) \times 2^8$
m	1.10111001

1	1	0	1	1	0	1
---	---	---	---	---	---	---

Note: From unbiased to biased exponent
i) in single precision - +127.

ii) in double precision - +1023.

→ By default we consider unbiased exponent.

Q. Represent (-13.9) in IEEE single precision and double precision format.

$$\rightarrow -13.9 = -(1101 \cdot 111001)$$

$$= -(1.101111001) \times 2^3$$

unbiased exp = 3

$$\therefore \text{biased exp} = 3 + 127 = 130.$$

$[1 | 0 | 100000010 | 10111 \dots]$

$$\rightarrow -13.9 = (-1101 \cdot 111001)$$

$$= -(1.101111001) \times 2^3.$$

$$\therefore \text{biased exp} = 3 + 1023$$

$$= 1026.$$

$[1 | 10000000010 | 101111001 \dots]$

Q. Represent (-0.3125) in IEEE single precision and double precision format.

~~$0.3125 \times 2 = 0.625$~~

~~$0.625 \times 2 = 1.25$~~

~~$0.25 \times 2 = 0.5$~~

~~$0.5 \times 2 = 1.0$~~

~~$0.25 \times 2 = 0.5$~~

~~$0.3125 \times 2 = 0.625$~~

~~$0.625 \times 2 = 1.25$~~

~~$0.25 \times 2 = 0.5$~~

~~$0.5 \times 2 = 1.0$~~

$$(-)(0.0101) = -(1.010 \dots) \times 10^{-2}$$

~~$\text{biased range} = -2 + 127 = 125$~~

→ Before converting to the biased exponent first check whether unbiased exponent is in range or not.

1|0111101|010000--

★ Combinational logic :-

→ Digital circuits


→ Combination logic
→ Sequential logic.

(i) combinational logic :-

a) Half adder :-


Truth table.

Inputs		Outputs	
A	B	S	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$Cout = AB$

$Sum = \bar{A}B + A\bar{B} = A \oplus B$



b) Full adder :-

Truth table

Inputs			Outputs	
A	B	C	S	Cout
0	0	0	0	0
0	0	1	0	0
0	1	0	1	0
1	0	0	1	0
0	1	1	0	1
1	1	0	0	1
1	1	1	1	1
1	0	0	0	1


BC		Sum				
A	BC	00	01	11	10	Sum
0	00	0	1	0	1	$Y = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + ABC$
1	11	1	1	1	0	$= A \oplus B \oplus C$

$$\begin{aligned}
 Y &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + \\
 &\quad A\bar{B}C + ABC \\
 &= A \oplus B \oplus C.
 \end{aligned}$$


BC		Cout				
A	BC	00	01	11	10	Cout
0	00	0	1	0	1	$\bar{B}C + A\bar{B}C + AB\bar{C}$
1	11	1	1	1	0	$= \bar{B}C + A\bar{B}C + AB\bar{C}$

$$\begin{aligned}
 &= \bar{B}C + A\bar{B}C + \\
 &\quad AB\bar{C}
 \end{aligned}$$

diagram :




- Implementation of full adder using two half adder :



$$\begin{aligned}
 \text{Cout} &= (A \oplus B) \cdot \text{Cin} + AB \\
 &= AB + (\bar{A}B + A\bar{B}) \cdot \text{Cin} \\
 &= AB + \bar{A}B \cdot \text{Cin} + A\bar{B} \cdot \text{Cin} \\
 &= A(B + \bar{B} \cdot \text{Cin}) + \bar{A}B \cdot \text{Cin} \\
 &= AB + AC_{in} + \bar{A}B \cdot \text{Cin} \\
 &= B(A + \bar{A} \cdot \text{Cin}) + AC_{in} \\
 &= B(CA + \bar{A})(A + \text{Cin}) + AC_{in}.
 \end{aligned}$$

$$A + \bar{A} \cdot \text{Cin} \rightarrow \boxed{\underbrace{(A + \bar{A})(A + \text{Cin})}_1}$$

$$\text{Cout.} = AB + BC_{in} + AC_{in}$$



* Half Subtractor :-

→ Truth table


A	B	D	Bout
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

A	B	0	1
0	0	1	
1	1		

$$\begin{aligned} &= A \bar{B} + A' \bar{B} \\ &= A' \oplus B. \end{aligned}$$

A	B	0	1
0	0	1	
1	1		

$$= \bar{A}B$$



* Full Subtractor :-

→ Truth table

A	B	C	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1

0	1	1		0	1	
1	0	0		1	0	
1	0	1		0	0	
1	1	0		0	0	
0	1	1		0	1	
1	1	1		1	1	

⊕ ⊕ ⊕

$$\begin{array}{c}
 \begin{array}{l} BC \\ A \end{array} \\
 \begin{array}{c} 00 \quad 01 \quad 11 \quad 10 \\ \hline 0 \quad | \quad | \quad | \quad | \\ 1 \quad | \quad | \quad | \quad | \end{array}
 \end{array} = A \oplus B \oplus C$$


$(C = B_{in})$

⊕ ⊕ ⊕

$$\begin{array}{c}
 \begin{array}{l} BC \\ A \end{array} \\
 \begin{array}{c} 00 \quad 01 \quad 11 \quad 10 \\ \hline 0 \quad | \quad | \quad | \quad | \\ 1 \quad | \quad | \quad | \quad | \end{array}
 \end{array} = \bar{A}C + \bar{A}B + BC$$

$$= \bar{A}B_{in} + \bar{A}B + BB_{in}$$

→ Implementation of full subtractor using two half subtractor :-




$$\begin{aligned}
 B_{out} &= \bar{A}B + (\bar{A} \oplus B) \cdot B_{in} \\
 &= \bar{A}B + (\bar{A}\bar{B} + AB) \cdot B_{in} \\
 &= \bar{A}B + \bar{A}\bar{B} \cdot B_{in} + AB \cdot B_{in} \\
 &= B(\bar{A} + AB_{in}) + \bar{A}\bar{B} \cdot B_{in} \\
 &= B(A + \bar{A})(\bar{A} + B_{in}) + \bar{A}\bar{B} \cdot B_{in} \\
 &= B\bar{A} + B \cdot B_{in} + \bar{A}\bar{B} \cdot B_{in} \\
 &= \bar{A}(B + \bar{B} \cdot B_{in}) + B \cdot B_{in} = \bar{A}(B + \bar{B})(B + B_{in}) + BB_{in}
 \end{aligned}$$

$$B_{out} = \bar{A}B + \bar{A}B_{in} + BB_{in}$$

★. 4-bit parallel binary adder :-

$$\begin{array}{r}
 & C_8 & C_7 & C_6 & C_5 \\
 A = & A_3 & A_2 & A_1 & A_0 & \sum \\
 B = & B_3 & B_2 & B_1 & B_0 \\
 & S_3 & S_2 & S_1 & S_0
 \end{array}$$


requires 4-full adders.



$$\text{elapsed time} = n \times t_p$$

↳ carry propagation time.

$$\Rightarrow R_{out} = \bar{A}B + \bar{B}B_{in} + AB_{in}$$




→ '2m' = gate level delay.
4 bit = 8

10 bit = 20 gate level delay

* 4-bit parallel binary adder and subtractor

$$\begin{array}{r}
 & C_3 & C_2 & C_1 & C_0 \\
 A = & A_3 & A_2 & A_1 & A_0 \\
 + (-B) = & \bar{B}_3 & \bar{B}_2 & \bar{B}_1 & \bar{B}_0 \\
 & S_3 & S_2 & S_1 & S_0 \\
 -B = & \bar{B}_3 & \bar{B}_2 & \bar{B}_1 & \bar{B}_0 \\
 & + 1
 \end{array}$$


Taking 2's complement.



for addition $\rightarrow C_0 = 0$

for subtraction $\rightarrow C_0 = 1$.

* Look ahead carry generator :-



$$P_i = A_i \oplus B_i$$

$$G_i = A_i \cdot B_i$$

$$S_i = P_i \oplus C_i$$

$$C_{i+1} = P_i \cdot C_i + G_i \quad \textcircled{1}$$

→ from eqⁿ ④
for $i = 0$.

$$c_1 = P_0 \cdot c_0 + q_0$$

for $i = 1$

$$c_2 = P_1 \cdot c_1 + q_1$$

$$c_2 = P_1 (P_0 \cdot c_0 + q_0) + q_1$$

$$c_2 = P_1 P_0 c_0 + P_1 q_0 + q_1$$

for $i = 2$.


$$c_3 = P_2 c_2 + q_2$$

$$c_3 = P_2 P_1 P_0 c_0 + P_2 P_1 q_0 + q_2 + P_2 q_1$$


for $i = 3$

$$c_4 = P_3 P_2 P_1 P_0 c_0 + P_3 P_2 P_1 q_0 + q_3 +$$

$$P_3 P_2 q_1 + P_3 q_2$$



★. Look ahead carry binary adder :-




★. Binary decoder (3×8) :-
 $(n \times 2^n)$

→ It is a combinational logic circuit that converts binary input code to one of the possible outputs. (decoder is used to create minterm)


→ Truth table

Inputs			Outputs.							
I ₂	I ₁	I ₀	y ₇	y ₆	y ₅	y ₄	y ₃	y ₂	y ₁	y ₀
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

$$\begin{aligned}
 y_0 &= \bar{I}_2 \bar{I}_1 \bar{I}_0 \\
 y_1 &= \bar{I}_2 \bar{I}_1 I_0 \\
 y_2 &= \bar{I}_2 I_1 \bar{I}_0 \\
 y_3 &= \bar{I}_2 I_1 I_0 \\
 y_4 &= I_2 \bar{I}_1 \bar{I}_0 \\
 y_5 &= I_2 \bar{I}_1 I_0 \\
 y_6 &= I_2 I_1 \bar{I}_0 \\
 y_7 &= I_2 I_1 I_0
 \end{aligned}$$



I_2 I_1 I_0



Ye Galat hogya

~~DB~~

* Multiplexer :

If selection lines 's'

then size of multiplexer = $2^s \times 1$.

e.g. $s = 3$, (8×1)

→ A multiplexer is a combinational logic circuit that performs many to one function. The selection lines are used to select only one input among multiple inputs to be transferred to the single output line.


→ Truth table :-

Selection lines			Output
S_2	S_1	S_0	y
0	0	0	D_0
0	0	1	D_1
0	1	0	D_2
0	1	1	D_3
1	0	0	D_4
1	0	1	D_5
1	1	0	D_6
1	1	1	D_7


$$y = \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \\ \bar{S}_2 S_1 S_0 D_3 + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + \\ S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7.$$

* RTL :- (Register Transfer language).

→ The symbolic notation used to describe the micro-operation transfer among register is called RTL.



Loading signal always connected to destination.
when P - high (R_2 takes signal) (loading)
P - low (R_2 not takes signal)




Representation :- $P : R_2 \leftarrow R_1, R_1 \leftarrow R_2$.

* Register transfer in a common bus configuration :-

- we have two approaches for implementing register transfer in common bus configuration
- ① Multiplexer
 - ② Tri-state Buffer.

① 1st approach (Multiplexer):


- The length of register is identical to the number of multiplexers and the size of multiplexer is identical to the number of register.



Selection lines	Reg. Selected.
$S_1 \quad S_0$	Reg. A
0 0	Reg. B
0 1	Reg. C
1 0	Reg. D
1 1	

P: Bus \leftarrow Reg A, R \leftarrow Bus.

Q. Design a register transfer operation in a common bus config. Given 8-4 bit registers.



Selection lines

$S_2 \quad S_1 \quad S_0$

0 0 0

0 0 1

0 1 0

1 0 0

0 1 1

1 1 0

1 0 1

1 1 1

Reg. Selected

R₁

R₂

R₃

R₄




R₅

R₆

R₇

R₈

② 2^n approach :- (Using tri-state buffer)



★ Memory Transfer :-

Read operation :

Read : $R_1 \leftarrow M[AR]$

Write : $M[AR] \leftarrow R_1$

★ Types of microoperation :-

① Arithmetic operations.

② Logical.

③ Shifting microoperation.

① Arithmetic microoperation :-

micro-operation

Add

Subtract

Add with carry

Sub. with borrow

Transfer

increment

decrement

Notation

$R_3 \leftarrow R_1 + R_2$

$R_3 \leftarrow R_1 + \underline{R}_2 + 1$

$R_3 \leftarrow R_1 + R_2 + 1$

$R_3 \leftarrow R_1 + \bar{R}_2$

$R_2 \leftarrow R_1$

$R_2 \leftarrow R_1 + 1$

$R_2 \leftarrow \overline{R}_1 + 1 + 0$

② Logical microoperation :-

micro-operation

clear

AND

Notation

$R_1 \leftarrow 0$

$R_3 \leftarrow R_1 \wedge R_2$

$R_3 \leftarrow \bar{R}_1 \wedge R_2$

$R_3 \leftarrow R_1 \wedge \bar{R}_2$

NAND

$$R_3 \leftarrow \overline{R_1 \cap R_2}$$

OR

$$R_3 \leftarrow R_1 \cup R_2$$

$$\begin{aligned} R_3 &\leftarrow \overline{\overline{R}_1 \cup \overline{R}_2} \\ R_3 &\leftarrow R_1 \cup \overline{R}_2 \end{aligned}$$

NOR

$$R_3 \leftarrow \overline{R_1 \cup R_2}$$

Ex-OR

$$R_3 \leftarrow R_1 \oplus R_2$$

Ex-NOR

$$R_3 \leftarrow \overline{R_1 \oplus R_2}$$

Complement

$$R_2 \leftarrow \overline{R_1}$$

Set to 1

$$R_1 \leftarrow 1$$

③ Shifting micro-operation :-

Micro-operation

Notation

shift left

$$R \leftarrow \text{shl} R$$

shift right

$$R \leftarrow \text{shr} R$$

circular left shift

$$R \leftarrow \text{cir} R$$

circular right shift

$$R \leftarrow \text{cir} R$$

arithmetic shift left

$$R \leftarrow \text{ashl} R$$

arithmetic shift right

$$R \leftarrow \text{ashr} R$$

1|0|0|1|1|0|1|0 — original.


→ shl R → 0|0|1|1|0|1|0|0 ← left shift by '0'

→ shr R → 0|1|0|0|1|1|0|1 → right shift by adding '0'.

in cir R → MSB becomes LSB.

cir R → LSB becomes MSB.

ashxR \rightarrow msb never changes.



divides the content
by 2.

$$-4 \Rightarrow [1|1|1|1|1|1|1|0|0]$$

$$\begin{array}{l} 100 \xrightarrow{\text{1's}} 011 + \\ \quad \quad \quad \Rightarrow 100 \end{array}$$

Applying AshxR.

$$[1|1|1|1|1|1|1|0|0]$$

taking 2's complement.

$$000000010 \Rightarrow -2.$$

ashxR \rightarrow identical to ashxR microoperation

(mul. by 2^n)

$$-4 \Rightarrow [1|1|1|1|1|1|0|0|0]$$

↓ applying ashxR.

$$[1|1|1|1|1|1|0|0|0]$$

taking 2's complement.

$$00001000 \Rightarrow -8.$$

* Binary multiplication :-

$m \rightarrow$ multiplicand eg. $100 = 4$
 $\times q \rightarrow$ multiplier. $\times 10 = 2$

$$\begin{array}{r}
 & 000 \\
 & 100 \\
 \hline
 & 1000 = 8
 \end{array}$$


→ Designing of two bit binary multiplier.

eg. $A_1 \ A_0$


$\times B_1 \ B_0$

$B_0 \ A_1 \ B_0 A_0$
 $B_1 \ A_1 \ B_1 A_0$

$P_3 \ P_2 \ P_1 \ B_0 A_0$
 P_0



* Boatthe Algorithm :-



→ No of bits of multiplier and multiplicand both must be equal.

Q. Perform the binary multiplication between -10 and 2 using Booth's algorithm.

$$\rightarrow -10 \rightarrow (01010)' + 1 = 10101 + 1 \\ (-10) = 10110$$

$$m = (-10) = 10110$$

$$\varphi = (+2) = 00010$$

$$A = 00000, q_0 = 0 = m$$

$$n = 5. \quad \hookrightarrow (\text{LSB of } \varphi)$$

n	A	φ	q ₀	Action
5	00000	00010	0	Initialisation
4	00000	00001	0	ASHR
3	01010	00001	0	$A = A - m$
2	00101	00000	0	ASHR
1	11011	00000	0	$A = A + m$
0	11101	10000	0	ASHR
-1	11110	11000	0	ASHR
-2	11111	01100	0	ASHR
-3	m-A = 0	11100	0	
-4	11110	11000	0	
-5	11111	10100	0	

1111011000 \Rightarrow that is (-20)

$$(Q3) \boxed{-10 \times 2 = -20}$$

$$Q3 = (2-1) \times (1-1)$$

Q2) Perform the binary multiplication of -16 with -5 with Booth's algo.

$$-16 = (010000)^2 + 110100$$

$$(-16) = 110000$$

$$-5 = \underline{(000\ 101)^2} + 101 = 00$$

(-5) \oplus 000111011001 = 0

$$m = \underline{110000}$$

$$\varphi = 111011$$

$$n = 6$$

$$A = 000000, q_0 = 0$$

n	A	φ	q_0	Action
6	000000	111011	0	Initialization
	010000	111011	0	$A = A - M$
5	001000	011010	1	ASHR
4	000100	001110	1	ASHR
	110100	001110	1	$A = A + M$
3	111010	000111	0	ASHR
	001010	000111	0	$A = A - M$
2	000101	000011	1	ASHR
1	000010	100001	1	ASHR
0	0000001	010000	01101111	ASHR


$$AQ = \begin{matrix} & & & 0 & 0 & 0 & 0 & 0 \\ & & & | & & & & 0 \end{matrix} \begin{matrix} 0 & 1 & 0 & 0 & 0 & 0 & 0 \end{matrix} = (80)$$

$$(-16) \times (-5) = 80$$

W	T	M	I	F	S	S
Date Recd:						
Date:						

* Stack organisation :-

works on LIFO principle
(Last in first out)




Stack Pointer
(Address Register)

$$2^6 = 64$$

require 6-bits
for address.

flag registers



→ PUSH:

SP → 0, Empty → 1, full → 0.

$$SP \leftarrow SP + 1$$

$M[SP] \leftarrow DR \rightarrow$ Data Register.

when $SP \rightarrow 63$

$$SP + 1 \quad +1$$

1000000 (only 6-bits)

Hence returned to first position.

If $(SP = 0)$ then empty → 0, full → 1.

→ Pop:

$$DR \leftarrow M[SP]$$

$$SP \leftarrow SP - 1$$

If $(SP = 0)$ empty → 1, full → 0.

* Notations :-

- 1) Infix
- 2) Prefix (Polish notation)
- 3) Postfix (reverse Polish notation)

$A * B$
(Infix)

$* A B$
(Prefix)


$A B *$
(Postfix)

$$(A * B) + (B * C) \\ + (* A B) (* B C) \\ (A B *) (B C *) +$$

→ Evaluation of arithmetic expression using stack by following postfix notation :-

① $(A * B) + (C * D)$
⇒ postfix



$$(A B *) (C D *) +$$



$$\boxed{AB + CD}$$

(2) $(3+4)(10^*(2+6)+8)$



$$(34+) (10(26+)*8+*)$$



(3) $\frac{(3+4)*5 - (6-3)}{(2+1)}$

→

$$(34+)\overset{+}{5}*\overset{*}{(63-)} - (21+)\overset{-}{1}$$



(4) $(3)(4)(56*)*7(97-)*+$

$$3\overset{*}{4}56*\overset{*}{7}97-\overset{++*+}{}$$

→

