

Q1)

a) i) error

→ comma not^{be} used

Correct: MULAB

ii) error

→ accepts only direct address

Correct: push Acc

iii) error

→ destination must be accumulator

Correct: ANL A, R₀ or direct address

iv) error

→ R₂ - R₇ cannot be used as pointers.

→ only R₀ & R₁ supports indirect addressing

v) error

→ Registers to register moves not allowed.

b) i) Direct addressing mode

ii) Immediate addressing mode

iii) Register addressing mode

iv) Indexed addressing mode

v) Register Indirect Addressing mode

(ThyssenKrupp, A) (21BCB2017)

2) Org 0000H
LJMP MAIN
ORG 0030H

MAIN:

MOV DPTR, # 250H;

MOV R0, # 40H;

MOV R2, # 06H;

LOAD-DATA :

CLR A;

MOVC A, @A+DPTR;

MOV @R0, A;

INC ~~R0~~ DPTR;

INC R0;

DJNZ R2, LOAD-DATA;

MOV R0, # 40H;

MOV R2, # 05H;

MOV A, @R0;

MOV R4, # 00H;

ADD-Loop:

INC R0;

ADD A, @R0;

DA A;

INC NEXT;

INC R4;

(24 BCE 2017) (Therion Kithic)

NEXT:

DJNZ RL, ADD-LOOP;

MOV R5, A;

H: SJMP H;

~~ORG~~

ORG 250H

DATA_1: DB .54H, 76H, 65H, 98H, 88H, 99H

END

; Higher byte in R3

; lower byte in R4

ORG ~~0000H~~

LJMP MAIN

~~ORG~~

ORG 0000H

MAIN:

JB P1.0, HIGH

LOW:

MOV A, P0

MOV P3, A

SETB P2.1

ACALL DELAY

CLR P2.1

SJMP MAIN

(24BCB2017) (Thonon Kim Hic. K)

ASGH:

MOV A, B

MOV P2, A

SETB P3.1

ACALL DELAY

CLR P3.1

JMP MAIN

DELAY:

MOV R5, #255

D1: MOV B, #255

D2: DJNZ R6, D2

DJNZ R5, D1

RET

END

4) Ans:

	Stack Content	SP
push 0	08H: 30H	08H
push 1	09H: 29H	09H
push 2	0AH: 00H	0AH
push 3	0BH: 24H	0BH
pop 3	24H removed	0AH
pop 7	00H removed	09H
push 3	0AH: 24H	0AH
pop 6	24H removed	09H

Reg | location


R0

R1

R3

R7

R6



value in Hex

30H

24H

24H

00H

24H

5)

Ans?

(24BCE2017) (Thosan Anthine.K)

(i) Ans?

(a) "78H" is stored in 124 (R₂)

"A₄H" is stored in 144 (R₄)

Since Bank 3 is selected (R₃₁ = 1 & R₃₀ = 1)

SETB PSW.4 ⇒ sets bit 4 of PSW (R₃₁ = 1)

MOV R₂, #78H

MOV A, R₂ ⇒ sets bit 30 of PSW (R₃₀ = 1)

SETB PSW.3

MOV R₄, #0A4H

ADD A, R₄

END

b) After the execution of instruction.

"ADD A, R₄";

status of flags:

Carry (CY) = 1

Auxiliary Carry (AC) = 0

overflow (OV) = 1

ii)

(24802219) (Tharion Kinetic)

value in Accumulator after each instruction

A (Hex value)

Instruction

ANL A, #00H

00H

3AH

MOV A, 3AH

3AH

SWAP A

22H

ANL A, # 23H

08H

ON AB

CNT-I

(D2+TD2)

Thompson's

(24 DEC 2017)

(24-25)

Q1) (a) Ans:

MOV A > D0.1 (wrong)

Correct Instruction: MOV C > D0.1

ii) DEC DPTR (wrong)
⇒ It is not possible to decrement DPTR register
we can only increment it.
⇒ Correct Instruction: INC DPTR

iii) error

Can't increment on immediate value

Correct: INC 40H

iv) SETB A is not correct

↳ setB is bit-addressable but accumulator is not bit-addressable in this way.

Correct: MOV A, #040H

v) error

↳ There is no 'B' after CLR

Correct: CLR P2.0

b) $T = \frac{12}{f} = \frac{12}{15 \times 10^6 \text{ M}_2} = 0.8 \mu\text{s}.$ (Thomson Air-traffic. R) (2hBC62619)

Instruction	Timing cycle
MOV R3, #50H	1
HERE : NOP	1
NOP	1
NOP	1
NOP	1
NOP DJNZ R3, HERE	2
RET	2

total cycles :-

→ instruction : 1 cycle

→ loop body : $(1+1+1+2) \times 80 = 6 \times 80 = 480$

→ Exit (RET) = 2 cycles

→ Total : $1 + 480 + 2 = 483$ cycles

total time:

$$= 483 \times 0.8 \mu\text{s}$$

$$= 386.4 \mu\text{s}$$

2) org 0000H

(24BCE2017) (Thouson Kirthi C. R.)

START: MOV A, P1;

JB ACC.7, SQUARE-25;

WAVE0: SETB P2.1;

ACALL DELAY-3

CLR P2.1;

ACALL DELAY-2

SJMP START

SQUARE-25:

RETB P2.1;

ACALL DELAY-1;

CLR P2.1;

ACALL DELAY-3;

SJMP START

DELAY-3: MOV R0, #30;

D3: DJNZ R0, D3;

RET;

DELAY-2: MOV R0, #20;

D2: DJNZ R0, D2;

RET;

DELAY-1: MOV R0, #10

D1: DJNZ R0, D1;

RET;

END

(24BCF20A) (Thomson Arithmetic, 12)

ORG 0000H

MOV DPTR, #300H

MOV R1, #10

MOV R2, #00H

MOV R3, #00H;

BACK: CLR A;

MOVC A, @A+DPTR,

ADD A, R2;

MOV R2, A;

JNC NEXT;

INC R3;

NEXT: INC DPTR;

DJNC R1, BACK;

HERE: SJMP HERE;

ORG 300H;

DB 92H, 34H, 84H, 29H, 22H, 11H, 33H, 44H,

55H, 66H;

END.

(24B(B20A) (Thanson & in the K)

	data in RAM	SP
MOV 05H, #3EH;	05H : 3BH	07H
MOV 0AH, #DFH;	0AH : DFH	07H
MOV 2FH, #45H;	2FH : 45H	07H
MOV SP, #69H;	6AH : 3BH	69H
PUSH 05H;	6BH : DFH	6AH
PUSH 0AH;	6CH : 45H	6BH
PUSH 2FH;	6AH : 45H	6CH
POP 4AH;	6BH : DFH	6BH
POP 6BH;	6BH : DFH	6AH
PUSH 4BH;	6AH : DFH	6BH
POP 6AH;		6AH

5)
i)

Instruction

MOV A, #83H

RLC A

RLC A

MOV 20H, #87H

ANL C, D2H

~~Final Result:-~~Final Result :

A: 0DH

RAM [20H] : 87H

Carry Flag : 0

Accumulator	C	RAM
83H (1000011)	0	-
0DH (000010)	1	-
0DH (0000101)	0	-
0DH	0	87H
0DH	0	87H

ii)

Instruction	Register A	Register R0	RAM	C
MOV A, #80H	80H	—	[80H]	0
MOV R0, #40H	80H	40H	—	0
MOV @R0, A	80H	40H	—	0
INC A	81H	40H	80H	0
RRC A	40H	40H	80H	0
ADD A, 40H	60H	40H	80H	1
			80H	0

Final Result:

A: 60H

R0: 40H

RAM [40H]: 80H

Carry Flag: 0