




Digital Systems Design Lab: BECE102P

Model Sim Demo



Dr. Dilip Kumar Choudhary

Assistant Professor

Department of Communication Engineering

School of Electronics Engineering (SENSE)

Vellore Institute of Technology, Vellore

Lab Task Discussion

Lab Task Overview

Lab Task Discussion

Lab Experiment : Model Sim

<https://tinyurl.com/mvucv8yh>

Lab Task Discussion

Lab Experiment : Model Sim

Language : Verilog HDL


Lab Task Discussion

Lab Experiment : Model Sim

Language : Verilog

Total Task : 5

Introduction to Verilog



Introduction to Verilog

Digital Logic Representation

Symbol

Gates:

- Logic gates
- Logic Circuit

Boolean Expression


Data Flow

- Using Operator
- And variable


Truth table

**Circuit Behavior
In terms of 1 and 0**

Introduction to Verilog




Introduction to Verilog




Module

What do You mean By Module?

Module




Module




Keywords

- Note : All keywords are defined in lower case
- Examples :
 - module, endmodule
 - input, output, inout
 - reg, integer, real, time
 - not, and, nand, or, nor, xor
 - parameter
 - begin, end
 - fork, join
 - specify, endspecify

Module



Module




```
module my_module(out1, .., inN);  
  output out1, .., outM;  
  input in1, .., inN;
```



Module Declaration

Module




```
module my_module(out1, ..., inN);  
  output out1, ..., outM;  
  input in1, ..., inN;
```

```
  .. // declarations  
  .. // description of f (maybe  
  .. // sequential)
```

```
endmodule
```

Architecture Body

Module




```
module my_module(out1, ..., inN);  
  output out1, ..., outM;  
  input in1, ..., inN;  
  
  .. // declarations  
  .. // description of f (maybe  
  .. // sequential)  
  
endmodule
```

Everything you write in Verilog must be inside a module
exception: compiler directives


Gate Level Modeling

Gate Level Modeling

Gate Level Modeling



Gate Level Modeling




Introduction to Verilog

Verilog Primitives


- Basic logic gates only

- and
- or
- not
- buf
- xor
- nand
- nor
- xnor
- bufif1, bufif0
- notif1, notif0




Gate Level Modeling

Logic Circuit of the AND gate




Gate Level Modeling

Logic Circuit of the AND gate




Gate-level modeling




Gate Level Modeling

Logic Circuit of the AND gate




Gate-level modeling

```
module AND_2( Y, A, B);  
  Input A,B;  
  output Y;
```




Gate Level Modeling

Logic Circuit of the AND gate




Gate-level modeling

```
module AND_2( Y, A, B);  
  Input A,B;  
  output Y;  
  
  and(Y, A, B);  
endmodule
```



Gate Level Modeling

Logic Circuit of the AND gate



Gate-level modeling

```
module AND_2(output Y, input A, B);  
    and(Y, A, B);  
endmodule
```

OR

```
module AND_2( Y, A, B);  
    Input A,B;  
    output Y;  
    and(Y, A, B);  
endmodule
```

Model Sim Demo

Model Sim Demo :

Example Using AND Gate using Gate Level Modeling

Gate Level Modeling


Gate Level Modeling

Introduction to Verilog

Verilog Primitives


- Basic logic gates only

- and
- or
- not
- buf
- xor
- nand
- nor
- xnor
- bufif1, bufif0
- notif1, notif0




Gate Level Modeling

Logic Circuit of the AND gate



Gate Level Modeling

Logic Circuit of the AND gate




Gate-level modeling

```
module AND_2(output Y, input A, B);  
    and(Y, A, B);  
endmodule
```

Gate Level Modeling

Logic Circuit of the AND gate



Gate-level modeling


```
module AND_2(output Y, input A, B);  
    and(Y, A, B);  
endmodule
```

OR

```
module AND_2( Y, A, B);  
    Input A,B;  
    output Y;  
    and(Y, A, B);  
endmodule
```


- New
- Open...
- Load
- Close Project
- Import
- Export
- Save Ctrl+S
- Save As...
- Report...
- Change Directory...
- Use Source...
- Source Directory...
- Datasets...
- Environment
- Page Setup...
- Print...
- Print Postscript...
- Recent Directories
- Recent Projects
- Close Window
- Quit

- Folder
- Source
- Project...
- Library...
- Debug Archive...



Layout NoDesign


File	Order	Modified
Abdul	0	07/26/22 05:32:26 PM

Library Project

Transcript

```
# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl
# Loading project Abdul
ModelSim>
```

Project : Abdul <No Design Loaded> <No Context>



Name	Type	Path
work	Library	C:/Users/VIKAS VIJAYVARGIYA/Desktop/...
220model	Library	\$MODEL_TECH/./altera/vhdl/220model
220model_ver	Library	\$MODEL_TECH/./altera/verilog/220m...
altera	Library	\$MODEL_TECH/./altera/vhdl/altera
altera_insim	Library	\$MODEL_TECH/./altera/vhdl/altera_...
altera_insim_ver	Library	\$MODEL_TECH/./altera/verilog/altera...
altera_mf	Library	\$MODEL_TECH/./altera/vhdl/altera_mf
altera_mf_ver	Library	\$MODEL_TECH/./altera/verilog/altera...
altera_ver	Library	\$MODEL_TECH/./altera/verilog/altera
altgxb	Library	\$MODEL_TECH/./altera/vhdl/altgxb
altgxb_lib	Library	\$MODEL_TECH/./altera/vhdl/altgxb
altgxb_ver	Library	\$MODEL_TECH/./altera/verilog/altgxb
arriagx	Library	\$MODEL_TECH/./altera/vhdl/arriagx
arriagx_hssi	Library	\$MODEL_TECH/./altera/vhdl/arriagx_...
arriagx_hssi_ver	Library	\$MODEL_TECH/./altera/verilog/arriag...
arriagx_ver	Library	\$MODEL_TECH/./altera/verilog/arriagx
arriaii	Library	\$MODEL_TECH/./altera/vhdl/arriaii
arriaii_hssi	Library	\$MODEL_TECH/./altera/vhdl/arriaii_hssi
arriaii_hssi_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...
arriaii_pcie_hip	Library	\$MODEL_TECH/./altera/vhdl/arriaii_p...
arriaii_pcie_hip_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...
arriaii_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii
arriaiigz	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz
arriaiigz_hssi	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz...
arriaiigz_hssi_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...
arriaiigz_pcie_hip	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz...

Create Project

Project Name

Project Location
 Browse...

Default Library Name

Copy Settings From
 Browse...

☒ Copy Library Mappings ☐ Reference Library Mappings

OK Cancel

Transcript

```
# Loading project Abdul
# reading C:\altera\13.0spl\modelsim_ase\win32aloem\../modelsim.ini

ModelSim>
```

<No Design Loaded>



Name	Type	Path
work	Library	C:/Users/VIKAS VIJAYVARGIYA/Desktop/...
220model	Library	\$MODEL_TECH/./altera/vhdl/220model
220model_ver	Library	\$MODEL_TECH/./altera/verilog/220m...
altera	Library	\$MODEL_TECH/./altera/vhdl/altera
altera_insim	Library	\$MODEL_TECH/./altera/vhdl/altera_...
altera_insim_ver	Library	\$MODEL_TECH/./altera/verilog/altera...
altera_mf	Library	\$MODEL_TECH/./altera/vhdl/altera_mf
altera_mf_ver	Library	\$MODEL_TECH/./altera/verilog/altera...
altera_ver	Library	\$MODEL_TECH/./altera/verilog/altera
altgxb	Library	\$MODEL_TECH/./altera/vhdl/altgxb
altgxb_lib	Library	\$MODEL_TECH/./altera/vhdl/altgxb
altgxb_ver	Library	\$MODEL_TECH/./altera/verilog/altgxb
arriagx	Library	\$MODEL_TECH/./altera/vhdl/arriagx
arriagx_hssi	Library	\$MODEL_TECH/./altera/vhdl/arriagx_...
arriagx_hssi_ver	Library	\$MODEL_TECH/./altera/verilog/arriagx...
arriagx_ver	Library	\$MODEL_TECH/./altera/verilog/arriagx
arriaii	Library	\$MODEL_TECH/./altera/vhdl/arriaii
arriaii_hssi	Library	\$MODEL_TECH/./altera/vhdl/arriaii_hssi
arriaii_hssi_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...
arriaii_pcie_hip	Library	\$MODEL_TECH/./altera/vhdl/arriaii_p...
arriaii_pcie_hip_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...
arriaii_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii
arriaiigz	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz
arriaiigz_hssi	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz...
arriaiigz_hssi_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...
arriaiigz_pcie_hip	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz...

Create Project

Project Name
Gate_Level_Modeling

Project Location
C:/Users/VIKAS VIJAYVARGIYA/Desktop/L Browse...

Default Library Name
work

Copy Settings From
I:/modelsim_ase/modelsim.ini Browse...

☐ Copy Library Mappings ☒ Reference Library Mappings

OK Cancel

Transcript


```
# Loading project Abdul
# reading C:/altera/13.0sp1/modelsim_ase/win32aloem/./modelsim.ini
ModelSim>
```

<No Design Loaded>


Create Folder on Desktop: Test

Inside Folder: Simulation folder

Name	Type	Path
work	Library	C:/Users/VIKAS VIJAYVARGIYA/Desktop/...
220model	Library	\$MODEL_TECH/./altera/vhdl/220model
220model_ver	Library	
altera	Library	
altera_insim	Library	
altera_insim_ver	Library	
altera_mf	Library	
altera_mf_ver	Library	
altera_ver	Library	
altgxb	Library	
altgxb_lib	Library	
altgxb_ver	Library	
arriagx	Library	
arriagx_hssi	Library	
arriagx_hssi_ver	Library	
arriagx_ver	Library	
arriaii	Library	
arriaii_hssi	Library	
arriaii_hssi_ver	Library	
arriaii_pcie_hip	Library	
arriaii_pcie_hip_ver	Library	
arriaii_ver	Library	
arriaiigz	Library	
arriaiigz_hssi	Library	
arriaiigz_hssi_ver	Library	
arriaiigz_pcie_hip	Library	
arriaiigz_pcie_hip_ver	Library	



Browse and locate **“Test”** Folder





```
# Loading project Abdul
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem\../modelsim.ini
```

ModelSim>


<No Design Loaded>

Name	Type	Path
work	Library	C:/Users/VIKAS VIJAYVARGIYA/Desktop/...
220model	Library	\$MODEL_TECH/./altera/vhdl/220model
220model_ver	Library	
altera	Library	
altera_insim	Library	
altera_insim_ver	Library	
altera_mf	Library	
altera_mf_ver	Library	
altera_ver	Library	
altgxb	Library	
altgxb_lib	Library	
altgxb_ver	Library	
arriagx	Library	
arriagx_hssi	Library	
arriagx_hssi_ver	Library	
arriagx_ver	Library	
arriaii	Library	
arriaii_hssi	Library	
arriaii_hssi_ver	Library	
arriaii_pcie_hip	Library	
arriaii_pcie_hip_ver	Library	
arriaii_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...
arriaiigz	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz...
arriaiigz_hssi	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz...
arriaiigz_hssi_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...
arriaiigz_pcie_hip	Library	\$MODEL_TECH/./altera/vhdl/arriaiigz...
arriaiigz_pcie_hip_ver	Library	\$MODEL_TECH/./altera/verilog/arriaii...




```
# Loading project Abdul
# reading C:/altera/13.0sp1/modelsim_ase/win32aloem/./modelsim.ini
ModelSim>
```

<No Design Loaded>



```
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem\../modelsim.ini
# Loading project Gate_Level_Modeling
```


ModelSim>



ColumnLayout AllColumns

Project - C:/Users/VIKAS VIJAYVARGIYA/Desktop/Test/Simulation/Gate_Level_Modeling

Name	Status	Type	Order	Modified
------	--------	------	-------	----------



Library Project



Transcript

```
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem\../modelsim.ini
# Loading project Gate_Level_Modeling
```



ModelSim>

Project : Gate_Level_Modeling <No Design Loaded> <No Context>

Write file name




file name: And_gate_Modeling



ModelSim ALTERA STARTER EDITION 10.1d - Custom Altera Version

File Edit View Compile Simulate Add Project Tools Layout Bookmarks Window Help



ColumnLayout AllColumns

Project - C:/Users/VIKAS VIJAYVARGIYA/Desktop/Test/Simulation/Gate_Level_Modeling

Name	Status	Type	Order	Modified
And_gate_Modelin...	?	Verilog	0	07/29/22 03:22:57 PM


Library Project

Transcript

```
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem\../modelsim.ini
# Loading project Gate_Level_Modeling
```

ModelSim>

Project : Gate_Level_Modeling <No Design Loaded> <No Context>



Layout NoDesign

ColumnLayout AllColumns

Project - C:/Users/VIKAS VIJAYVARGIYA/Desktop/Test/Simulation/Gate_Level_Modeling

Name	Status	Type	Order	Modified
And_gate_Modelin...		Verilog	0	07/29/22 03:22:57 PM

And_gate_Modeling - Notepad

File Edit Format View Help

Ln 1, Col 1 100% Windows (CRLF) UTF-8



Library Project

Transcript

```
# reading C:\altera\13.0sp1\mod
# Loading project Gate_Level_Mo
```

ModelSim>

Project : Gate_Level_Modeling <No Design Loaded> <No Context>



Name	Status	Type	Order	Modified
And_gate_Modelin...		Verilog	0	07/29/22 03:22:57 PM

*And_gate_Modeling - Notepad

File Edit Format View Help

module AND_2(Y, A, B);

Input A,B;

output Y;

and(Y, A, B);

endmodule

Save it

Library Project

Transcript

reading C:/altera/13.0sp1/mod
Loading project Gate_Level_Mo

ModelSim>

Ln 6, Col 1

100%


Windows (CRLF)

UTF-8

Project : Gate_Level_Modeling

<No Design Loaded>

<No Context>



ColumnLayout AllColumns

Project - C:/Users/VIKAS VIJAYVARGIYA/Desktop/Test/Simulation/Gate_Level_Modeling

Name	Status	Type	Order	Modified
And_gate_Modeling		Verilog	0	07/29/22 03:22:57 PM

- Edit
- Execute
- Compile
 - Compile Selected
 - Compile All
 - Compile Out-of-Date
 - Compile Order...
 - Compile Report...
 - Compile Summary...
- Add to Project
 - Compile All
- Remove from Project
- Close Project
- Update
- Properties...
- Project Settings...

Compile Selected

Library Project

Transcript


```
# reading C:\altera\13.0sp1\modelsim_ase\win32aloem\../modelsim.ini
# Loading project Gate_Level_Modeling
```

ModelSim>

Project : Gate_Level_Modeling <No Design Loaded> <No Context>

ModelSim ALTERA STARTER EDITION 10.1d - Custom Altera Version

File Edit View Compile Simulate Add Project Tools Layout Bookmarks Window Help



ColumnLayout AllColumns

Project - C:/Users/VIKAS VIJAYVARGIYA/Desktop/Test/Simulation/Gate_Level_Modeling

Name	Status	Type	Order	Modified
And_gate_Modelin...	✓	Verilog	0	07/29/22 03:22:57 PM

Library Project

Transcript

Loading project Gate_Level_Modeling
Compile of And_gate_Modeling .v was successful.

ModelSim>

Project : Gate_Level_Modeling <No Design Loaded> <No Context>

Order	Modified
0	07/29/22 03:22:57 PM

Start Simulation

```
# Loading project Gate_Level_Modeling
# Compile of And_gate_Modeling .v was successful.
```


- Design Optimization...
- Start Simulation...
- Runtime Options...
- Run
- Step
- Restart...
- Break
- End Simulation


Start Simulation

```
# Loading project Gate_Level_Modeling
# Compile of And_gate_Modeling .v was successful.
```

ModelSim>

Name	Status	Type	Order	Modified
And_gate_Modelin...	✓	Verilog	0	07/29/22 03:41:35 PM

```
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
ModelSim> vcom -work {C:/Users/VIKAS VIJAYVARGIYA/Desktop/Test/Simulation/wd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov 2 2012
# Compile of And_gate_Modeling .v was successful.
# Load canceled
# Load canceled
# Compile of And_gate_Modeling .v was successful.
# Load canceled
# Compile of And_gate_Modeling .v failed with 1 errors.
# Compile of And_gate_Modeling .v was successful.
```



ColumnLayout AllColumns

100 ps

Layout Simulate


sim - Default

Instance	Design unit	Design unit type	Visibility	Total coverage
AND_2	AND_2	Module	+acc=<...	
#AND#4	AND_2	Process	+acc=<...	
#vsim_capacity#		Capacity	+acc=<...	

Project : Gate_Level_Modeling

Now: 0 ps Delta: 0

sim:/AND_2



ColumnLayout Default

sim - Default

Instance	Design unit	Design unit type	Visibility	Total coverage
AND_2	AND_2	Module	+acc=<...	
#AND#4	AND_2	Process	+acc=<...	
#vsim_capacity#		Capacity	+acc=<...	

Objects

Name	Value	Kind	Mode
A	HiZ	Net	In
B	HiZ	Net	In
Y	StX	Net	Out

ColumnLayout Default

100 ps

Layout Simulate

Instance	Design unit	Design unit type	Visibility	Total coverage
AND_2	AND_2	Module	+acc=<...	
#AND#4	AND_2	Process	+acc=<...	
#vsim_capacity#		Capacity	+acc=<...	

Name	Value	Kind	Mode
A	HiZ	Net	In
B	HiZ	Net	In
Y			

- View Declaration
- View Memory Contents
- Add Wave Ctrl+W
- Add Wave New
- Add Wave To
- Add Dataflow Ctrl+D
- Add to
 - Wave
 - Selected Signals
 - Signals in Region
 - Signals in Design
 - List
 - Log
 - Dataflow
 - Watch
- Copy Ctrl+C
- Find... Ctrl+F
- Insert Breakpoint
- Toggle Coverage
- Modify
- Radix...
- Show

Wave

File Edit View Add Format Tools Bookmarks Window Help

Wave - Default

100 ps

Search:

Msgs

- /AND_2/A
- /AND_2/B
- /AND_2/Y

Object Declaration

- Add
- Edit
- View
- Radix
- Format
- Combine Signals...
- Group...
- Ungroup
- Force...
- NoForce
- Clock...
- Properties...

Now 0 ps

Cursor 1 0 ps


0 ps to 1 ns

0 ps 100 ps 200 ps 300 ps 400 ps 500 ps 600 ps 700 ps 800 ps 900 ps 1000 ps

Project : Gate_Level_Modeling Now: 0 ps Delta: 0 sim:/AND_2

Type here to search

34°C 3:47 PM 7/29/2022



Wave

File Edit View Add Format Tools Bookmarks Window Help

Wave - Default

100 ps

Search:

Msgs

/AND_2/A HIZ

/AND_2/B HIZ

/AND_2/Y SIX

Define Clock

Clock Name

sim:/AND_2/B

offset

0

Duty

50

Period

125 ns

Cancel

Logic Values

High: 1 Low: 0

First Edge

☐ Rising ☒ Falling

OK Cancel

Now 0 ps

Cursor 1 0 ps

0 ps to 1 ns

Click to add notes

Wave

File Edit View Add Format Tools Bookmarks Window Help

Wave - Default

1000 ns

Search:

Msgs

Signal	Value
/AND_2/A	HIZ
/AND_2/B	HIZ
/AND_2/Y	StX

Now 0 ps

Cursor 1 0 ps

0 ps to 1 ns

Click to add notes

53

SLIDE 51 OF 53


NOTES COMMENTS


81%


Type here to search

34°C

3:50 PM 7/29/2022









Logic Gates

Name	NOT	AND	NAND	OR	NOR	XOR	XNOR																																																																																																
Alg. Expr.	$\overline{A}$	AB	$\overline{AB}$	$A+B$	$\overline{A+B}$	$A\oplus B$	$\overline{A\oplus B}$																																																																																																
Symbol																																																																																																							
Truth Table	<table><tr><th>A</th><th>X</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	A	X	0	1	1	0	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	X	0	0	0	0	1	0	1	0	0	1	1	1	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	X	0	0	1	0	1	1	1	0	1	1	1	0	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	X	0	0	0	0	1	1	1	0	1	1	1	1	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	X	0	0	1	0	1	0	1	0	0	1	1	0	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	B	A	X	0	0	0	0	1	1	1	0	1	1	1	0	<table><tr><th>B</th><th>A</th><th>X</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	B	A	X	0	0	1	0	1	0	1	0	0	1	1	1
A	X																																																																																																						
0	1																																																																																																						
1	0																																																																																																						
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	1																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	1																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	0																																																																																																					
0	1	1																																																																																																					
1	0	1																																																																																																					
1	1	0																																																																																																					
B	A	X																																																																																																					
0	0	1																																																																																																					
0	1	0																																																																																																					
1	0	0																																																																																																					
1	1	1																																																																																																					

Verilog Primitive gates




Verilog Gates (more than two inputs)



Verilog HDL code

```
module logic_gates(Y_not,Y_and,Y_or,Y_buf,Y_nand,Y_nor,Y_xor,Y_xnor,A,B);  
  input A,B;  
  output Y_not,Y_and,Y_or,Y_buf,Y_nand,Y_nor,Y_xor,Y_xnor;  
  
  // not gate  
  not g0(Y_not,A);  
  
  //and gate  
  and g1(Y_and,A,B);  
  
  //or gate  
  or g2(Y_or,A,B);  
  
  //buffer gate  
  buf g3(Y_buf,A);  
  
  //nand gate  
  nand g4(Y_nand,A,B);  
  
  //nor gate  
  nor g5(Y_nor,A,B);  
  
  //xor gate  
  xor g6(Y_xor,A,B);  
  
  //xnor gate  
  xnor g7(Y_xnor,A,B);  
  
endmodule
```

Gate level Modeling

Problem statement : 1

Write Verilog code in one file for all gates using gate level modeling and then after verify its operation.

Gate level Modeling

Problem statement : 1

Write Verilog code in one file for all gates using gate level modeling and then after verify its operation.



Gate level Modeling

Module Declaration

Architecture Body

```
module All_gate ( Y_and, Y_or, Y_not, Y_nand,  
Y_nor, A, B);  
Input A,B;  
output Y_and, Y_or, Y_not, Y_nand, Y_nor;
```

Gate level Modeling

Module Declaration


Architecture Body

```
module All_gate ( Y_and, Y_or, Y_not, Y_nand, Y_nor, A, B);  
  Input A,B;  
  output Y_and, Y_or, Y_not, Y_nand, Y_nor;
```

```
  and(Y_and, A, B);  
  or(Y_or, A, B);  
  not(Y_not, A);  
  nand(Y_nand, A, B);  
  nor(Y_nor, A, B);
```


```
endmodule
```

Gate level Modeling




Gate level Modeling

two_level





Gate level Modeling



Gate level Modeling

two_level




```
module two_level ( Y, A, B,C,D);  
  Input A,B,C,D;  
  output Y;  
  
  wire t1, t2;  
  
  and and_1(t1, A, B);  
  and and_2(t2, C, D);  
  or or_1( t1, t2);  
endmodule
```


Data Flow Modeling

Data flow modeling

Data Flow Modeling



Data Flow Modeling



Verilog Operators

{ }	concatenation
+ - * / **	arithmetic
%	modulus
> >= < <=	relational
!	logical NOT
&&	logical AND
	logical OR
==	logical equality
!=	logical inequality
===	case equality
!==	case inequality
? :	conditional


~	bit-wise NOT
&	bit-wise AND
	bit-wise OR
^	bit-wise XOR
^~ ~^	bit-wise XNOR
&	reduction AND
	reduction OR
~&	reduction NAND
~	reduction NOR
^	reduction XOR
~^ ^~	reduction XNOR
<<	shift left
>>	shift right

Verilog Operators

{ }	concatenation
+ - * / **	arithmetic
%	modulus
> >= < <=	relational
!	logical NOT
&&	logical AND
	logical OR
==	logical equality
!=	logical inequality
===	case equality
!==	case inequality
? :	conditional

~	bit-wise NOT
&	bit-wise AND
	bit-wise OR
^	bit-wise XOR
^~ ~^	bit-wise XNOR
&	reduction AND
	reduction OR
~&	reduction NAND
~	reduction NOR
^	reduction XOR
~^ ^~	reduction XNOR
<<	shift left
>>	shift right

Verilog Bit wise Operator

Logical Expression	Logical Symbol	Verilog Operation
$X.Y$		$X \& Y$
$X+Y$		$X Y$
X'		$\sim X$
$(X+Y)'$		$\sim (X Y)$
$(X.Y)'$		$\sim (X.Y)$
$X\oplus Y$		$(X \wedge Y)$
$X\odot Y$		$\sim (X \wedge Y)$

Verilog Operators

{ }	concatenation
+ - * / **	arithmetic
%	modulus
> >= < <=	relational
!	logical NOT
&&	logical AND
	logical OR
==	logical equality
!=	logical inequality
===	case equality
!==	case inequality
? :	conditional

~	bit-wise NOT
&	bit-wise AND
	bit-wise OR
^	bit-wise XOR
^~ ~^	bit-wise XNOR
&	reduction AND
	reduction OR
~&	reduction NAND
~	reduction NOR
^	reduction XOR
~^ ^~	reduction XNOR
<<	shift left
>>	shift right

Verilog Operators

{ }	concatenation
+ - * / **	arithmetic
%	modulus
> >= < <=	relational
!	logical NOT
&&	logical AND
	logical OR
==	logical equality
!=	logical inequality
===	case equality
!==	case inequality
? :	conditional

~	bit-wise NOT
&	bit-wise AND
	bit-wise OR
^	bit-wise XOR
^~ ~^	bit-wise XNOR
&	reduction AND
	reduction OR
~&	reduction NAND
~	reduction NOR
^	reduction XOR
~^ ^~	reduction XNOR
<<	shift left
>>	shift right

Verilog Operators

{ }	concatenation
+ - * / **	arithmetic
%	modulus
> >= < <=	relational
!	logical NOT
&&	logical AND
	logical OR
==	logical equality
!=	logical inequality
===	case equality
!==	case inequality
? :	conditional


~	bit-wise NOT
&	bit-wise AND
	bit-wise OR
^	bit-wise XOR
^~ ~^	bit-wise XNOR
&	reduction AND
	reduction OR
~&	reduction NAND
~	reduction NOR
^	reduction XOR
~^ ^~	reduction XNOR
<<	shift left
>>	shift right

Verilog Operators

{ }	concatenation
+ - * / **	arithmetic
%	modulus
> >= < <=	relational
!	logical NOT
&&	logical AND
	logical OR
==	logical equality
!=	logical inequality
===	case equality
!==	case inequality
? :	conditional

~	bit-wise NOT
&	bit-wise AND
	bit-wise OR
^	bit-wise XOR
^~ ~^	bit-wise XNOR
&	reduction AND
	reduction OR
~&	reduction NAND
~	reduction NOR
^	reduction XOR
~^ ^~	reduction XNOR
<<	shift left
>>	shift right

Data Flow Modeling




Example:

assign y = (A & B); => Y = A.B

Data Flow Modeling


Equation of the AND gate

Data flow modeling



Data Flow Modeling

Equation of the AND gate



Data flow modeling

```
module AND_2_data_flow (output Y, input A, B);  
  assign Y = A & B;  
endmodule
```


Module Declaration



Architecture Body

Data Flow Modeling

Equation of the AND gate



Data flow modeling

```
module AND_2_data_flow (output Y, input A, B);  
  assign Y = A & B;  
endmodule
```

```
module AND_2_data_flow (Y, A, B);  
  input A, B;  
  output Y;  
  assign Y = A & B;  
endmodule
```

Module Declaration

Architecture Body

Data Flow modeling

Problem statement : 2

Write Verilog code in one file for all gates Boolean expression using data flow modeling and then after verify its operation.


Data Flow modeling

Problem statement : 2

Write Verilog code in one file for all gates Boolean expression using data flow modeling and then after verify its operation.




Data Flow Modeling



Assign $Y = (A \ \& \ B) + (C \ \& \ D)$

Gate level Modeling

two_level1




$$Y = AB + CD$$

Assign $Y = (A \& B) | (C \& D);$

Data Flow Modeling

Equation of the AND gate
two_level



$$Y = AB + CD$$

Data flow modeling

```
module two_level1 (Y, A, B,C,D);  
  input A, B,C,D;  
  output Y;  
  assign Y = (A & B) | (C &D);  
endmodule
```

Module Declaration

Architecture Body