

Your notebook must be clearly labelled on the cover with the following information:

Top of Form

Course Name : Digital Systems Design Laboratory

Name :

Register no :

Slot/Batch timing :

Lab faculty Name :

Theory Faculty Name :

Lab Record must contain

- Aim
- Tool Required
- Theory
- Logic Diagram
- Procedure
- Verilog Model
- Output { Screen Shot} (Result)
- Inference

Assessment-1

1. Write a Verilog model and Verify truth table for basic logic gates using
 - i. Gate level Modeling
 - ii. Data flow Modeling
2. Write a Verilog model of given expression $F(A, B, C) = \bar{A} + B\bar{C} + \bar{A}\bar{B}C$, and Verify its truth table using
 - i. Gate level Modeling
 - ii. Data flow Modeling
3. Write Verilog code for verifying half adder and half Subtractor using test bench in Modelsim..

Answer the following questions

1. Define HDL language
2. What do you mean by Verilog Module, Module declaration and Architecture Body
3. What do you mean by data type used in Verilog
4. What is the difference between Gate Level Modeling and Dataflow Modeling?