### **Table of Content**

Page 1	01.Cover Page
Page 2	02.Revision History
Page 3	03.Block Diagram
Page 4	04.Power Diagram
Page 5	05.Power Sequence
Page 6	06.RK3568_Power/GND
Page 7	07.RK3568_DDR PHY
Page 8	08.RK3568_OSC/PLL/PMUIO
Page 9	09.RK3568_USB/PCIe/SATA PHY
Page 10	10.RK3568_SARADC
Page 11	11.RK3568_VI Interface
Page 12	12.RK3568_VO Interface
Page 13	13.RK3568_Audio Interface
Page 14	14.RK3568_Flash/SD Controller
Page 15	15.RK3568_WIFI/BT
Page 16	16.RK3568_40PIN
Page 17	17.RK3568_Ethernet/Camera/LCD
Page 18	18.RK3568_PCIE30x2/HDMITX Contr
Page 19	19.DRAM-LPDDR4X_1X32bit_200P
Page 20	20.Flash-eMMC Flash
Page 21	21.Flash-MicroSD Card
Page 22	22.Power_DC IN/Ext Discrete/RTC IC
Page 23	23.Power_PMIC
Page 24	24.USB2/USB3 Port
Page 25	25.VI-Camera_MIPI_CSI_1x 4Lanes
Page 26	26.VO-LCM_MIPI_DSI_TX1
Page 27	27.VO-HDMI2.0 TX
Page 28	28.WIFI/BT-SDMMC1_2T2R + UART
Page 29	29.Ethernet-GEPHY_RGMII1_M1
Page 30	30.Ethernet-PCIE Ethernet
Page 31	31.PCIE-PCIE3.0_1x2Lanes_M.2
Page 32	32.Audio-Headphone Port
Page 33	33.40Pin
Page 34	34.KEY Array/FAN
Page 35	35.LED/HOLD

# Generate Bill of Materials

### Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

### Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity} \t{Option}

# **Notes**

### NOTE 1:

**Component parameter description** 

- 1. DNP stands for component not mounted temporarily
- 2. If Value or option is DNP, which means the area is reserved without being mounted

### NOTE 2:

Please use our recommended components to avoid too many changes For more informations about the second source, please refer to our AVIL


**Description** Note


**Option** 

<b>⋈</b> armsom			https://www.armsom.org/				
Project:	ArmSoM	ArmSoM-Sige3					
File:	01.Index	and Notes					
Date:	Tuesday, July	Tuesday, July 30, 2024			V1.0		
Designed by:	Liu Xinglin	Reviewed by:	<checker></checker>	Sheet:	1 of 35		


Revision History Version Change Dsecription **Approved** Date Ву Liu Xinglin V1.0 2024-07-09 1:Revision preliminary version

(S) armsom			https://www.armsom.org/			
Project:	ArmSoM-	Sige3				
File:	02.Revision	on History				
Date:	Tuesday, July 09, 2024			Rev:	V1.0	
Designed by:	Liu Xinglin	Reviewed by:	<checker></checker>	Sheet:	2 of 35	






### **Power Sequence**



### Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DDR4)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
	RK809_LD01	0.4A	VDDA0V9_IMAGE	N/A	OV	OFF	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LD02	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD03	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LD04	0.4A	VCCIO_ACODEC	N/A	OV	OFF	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LD05	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V	TBD	TBD
	RK809_LD06	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
	RK809_LD07	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
VCC3V3_SYS	RK809_LD08	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LD09	0.4A	VCCA1V8_IMAGE	N/A	OV	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3 SYS	<b>RK809_SW1</b> 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_373	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.0V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD
	·								

(S) ari	msom		https://ww	w.armsom	.org/	
Project:	ArmSoM-	Sige3				
File:	05.Power	05.Power Sequence				
Date:	Tuesday, July	Tuesday, July 09, 2024			V1.0	
Designed by:	Liu Xinglin	Reviewed by:	<checker></checker>	Sheet:	5 of 35	



#### RK3568 F (DDR PHY) DDR4 LPDDR4 DDR3 LPDDR3 DDR4 LPDDR4 DDR3 LPDDR3 [19] LPDDR4\_DQ0\_A / LPDDR4 DQ0 A / LPDDR4 DQ1 A / LPDDR4 DQ2 A DDR4 A0 DDR4 A1 DDR4 A2 DDR4 A3 LPDDR4\_CLKP\_B \_>>LPDDR4\_CLKP\_B [19] DR DOO A [19] LPDDR4 DQ1 A [191 LPDDR4 DO2 LPDDR3 A6 SLPDDR4\_CKE1\_A [19] [19] LPDDR4 DQ3 [19] LPDDR4 DO4 [19] LPDDR4 DO5 # [19] LPDDR4\_DQ6 LPDDR4 A5 B [19] [19] LPDDR4\_DQ7\_A DR DQ7 A / DDR4\_DQL1 A [19] LPDDR4\_DM0\_A <<-DDR DMO A / DDR4 DML A LPDDR3\_A9 DDR DQSOP A / DDR4 DQSL P A / LPDDR4 DQSOP A / DDR3 DQSOP / LPDDR3 DQSOP / TENDRA DOSON & / DDR3 DOSON / LPDDR3 DOSON LPDDR4 CLKN B SLPDDR4 CLKN B [19] LPDDR4 CKEO B [19] [19] LPDDR4\_DQ8\_A / LPDDR4 A3 A -\\LPDDR4 A3 A [19] SLPDDR4 AO B [19] DR DO9 A / DDR4 DQUI [19] LPDDR4 DQ10 F [19] LPDDR4 DQ11 F LPDDR4 A4 A [19] LPDDR4 A2 A [19] 19] LPDDR4 DQ12 Nt.PDDR4 A5 A [19] [19] LPDDR4 DO13 A DDR3\_RASi LPDDR4\_CKE1\_B [19] - LPDDR4\_CKE1\_B [19] [19] LPDDR4\_DQ15\_A SLPDDR4 A4 B [19] DDR4 BA1 LPDDR4 A4 1 [19] LPDDR4\_DM1\_A <<-DDR DM1 A / DDR4\_DMU\_A DDR4\_BG0 DDR4\_BG1 DDR4\_CKE LPDDR4 ODT1 CA I DDR DQS1P A / DDR4 DQSU P A / LPDDR4 DQS1P A / DDR3 DQS1P / LPDDR3 DQS3P \LPDDR4 CLKP A [19] DDR4 CLKP LPDDR4 CLKP A LPDDR3 CLKP LPDDR3 CLKN [19] LPDDR4\_DQ0\_B SLPDDR4 CLKN A [19] LPDDR4\_CSOn\_A [19] LPDDR4\_CS1n\_A [19] LPDDR4\_CS0n\_ [19] LPDDR4 DO3 B [19] LPDDR4 DQ5 B SLPDDR4 CSOn B [19] [19] LPDDR4\_DQ7\_B AC29 \_\_>LPDDR4\_RESETn [19] D14 [19] LPDDR4\_DM0\_B ((-DDR DMO B / DDR4 DMU B / LPDDR4\_DM0\_B / DDR3\_DM2 / LPDDR3\_DM0 For DDR4/DDR3/LPDDR3 mode, a 120 ohm +/-1% tolerance external resistor must be connected between Note: Sequences can not be swap R DOSOP B / DDR4 DOSU P B / LPDDR4 DOSOP B / DDR3 DOSOP / LPDDR3 DOSOP the DDR\_RZQ pin and VSS pin DDR RZO For LPDDR4/LPDDR4x mode, a 120 ohm +/-1% tolerance external resistor must be connected between [19] LPDDR4\_DQ8\_B 120R [19] LPDDR4 DQ9 B [19] LPDDR4 DQ10 B R0402 A1' the DDR\_RZQ pin and DDRPHY\_VDDQ pin DDR VREFOUT 5% [19] T.PDDR4 DO11 | [19] LPDDR4\_DQ12\_ [19] LPDDR4 DQ13 B [19] LPDDR4 DQ14 B [19] LPDDR4 DQ15 B LPDDR4/LPDDR4x VCC DDR =1.35V DDRPHY VDDQ DDR3 DDR4 [19] LPDDR4\_DM1\_B <<-DDR DM1 B / DDR4 DML B / LPDDR4 DM1 B / DDR3 DM3 / LPDDR3 DM2 DDRPHY VDDO DDRPHY\_VDDQ LPDDR3 =1.2V C1100 C1101 C1102 C1103 C1104 [19] LPDDR4\_DQS1P\_B [19] LPDDR4\_DQS1N\_B DDR DQS1P B / DDR4 DQSL P B / LPDDR4 DQS1P B / DDR3 DQS3P / LPDDR3 DQS2P DDR DQS1N B / DDR4 DQSL N B / LPDDR4 DQS1N B / DDR3 DQS3N / LPDDR3 DQS2N DDRPHY VDD LPDDR4 =1.1V 100nF 100nF 4.7uF 4.7uF 10uF DDRPHY VDD 10V DDRPHY\_VDDQ C0603 DDR3\_ECC\_DQ0 DDR ECC DQ0 / DDR4 ECC DQ7 DDRPHY VDDQ DDR3L =1.35V DDRPHY\_VDDQL\_ VCCOV6 DDR DDR3 DDR4 DDRPHY VDDQL P4 R4 LPDDR3 =1.2V 7 DDR3\_ECC\_D DDRPHY VDDOL LPDDR4 =1.1V LPDDR4x =0.6V DDR ECC\_DM / DDR4\_ECC\_DM DDR3 ECC DM DDRPHY VDDQL C1105 C1106 C1107 C1109 Except DDR3, other DQ sequences can not be swap 100nF 100nF 4.7uF 4.7uF DR ECC DQS P/ DDR4 ECC DQS P / --/ DDR3\_ECC\_DQS\_P DDR AVS C0402 C0402 C0402 BGA636 19R00X19R00X1R20 Caps should be placed under the U1000 package

Project: ArmSoM-Sige3


07.RK3568\_DDR PHY

Designed by: Liu Xinglin Reviewed by: <Checker>

V10


7 of 35

Sheet:



#### RK3568\_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) RK3568\_V(USB2.0 HOST) Diff 90 Ohm ±10% USB3.0 USB2.0 HOST USB3 OTG0 D OTGO HS/FS/LS //USB3\_OTG0\_VBUSDET [24] USB3 OTG0 VBUSDE (USB Download) C1400 100nF (\(\tag{USB3\_OTG0\_ID}\) [24] USB2\_HOST3\_DP T1 Diff 90 Ohm ±10% USB3.0 C0201 HOST1 HS/FS/LS USB3\_HOST1\_D USB3 HOST1 DM [24] USB\_AVDD\_0V9 USB3.0 USB3 AVDD OV USB AVDD 1V8 USB2 AVDD 0V9 OTG0/HOST1 HS/FS/LS USB AVDD 1V8 USB3 AVDD 1V Power VCC 3V3 USB2\_AVDD\_1V8 USB3 AVDD 3V3 C1401 C1402 100nF 10055 USB2 AVDD 3V X5R X5R 10V MULTI\_PHY0/1/2 C1404 100nF 10V C1405 100nF BGA636\_19R00X19R00X1R20 USB3.0 OTG0 SS 10V and SATAO Mux Diff 90 Ohm ±10% C0201 USB3\_OTG0\_SSTXP/SATA0\_TX USB3\_OTG0\_SSTXN [24] USB3 OTG0 SSTXN/SATA0 TX USB3\_OTG0\_SSRXP/SATA0\_RX USB3\_OTG0\_SSRXN/SATA0\_RX USB3\_OTG0\_SSRXN [24] **MULTI PHYO** Diff 90 Ohm ±10% RK3568\_W(PCIe3.0 x2) USB3.0 HOST1 SS and SATA1 and QSGMII MO Mux Diff 90 Ohm ±10% USB3\_HOST1\_SSTXP/SATA1\_TXP/QSGMII\_TXP\_MUUSB3\_HOST1\_SSTXN/SATA1\_TXN/QSGMII\_TXN\_MU USB3 HOST1 SSTXP [24] SUSB3\_HOST1\_SSTXN [24] USB3 HOST1 SSRXP/SATA1 RXP/QSGMII RXP M USB3 HOST1 SSRXN/SATA1 RXN/QSGMII RXN M $PCIe3.0 \times 2$ USB3 HOST1 SSRXN [24] Diff 90 Ohm ±10% piff 85 Ohm ±10% PCIE30\_TXOP [31] **MULTI PHY1** PCIE30 TX0 PCIe2.0 and SATA2 Diff 85 Ohm ±10% PCIE30 TX1 and QSGMII M1 Mux PCIE30\_TX1 APCIE20 TXDP [30] CPCIE30\_RX0P [31] PCIE20\_TXP/SATA2\_TXP/QSGMII\_TXP\_M: PCIE20\_TXN/SATA2\_TXN/QSGMII\_TXN\_M: PCIE30 RX0 PCIE30\_RXON [31] PCIE20 TXDN [30] Diff 85 Ohm ±10% PCIE30\_RX1P [31] PCIE30\_RX1N [31] PCIE20\_RXP/SATA2\_RXP/QSGMII\_RXP\_M PCIE30\_RX1 PCIE20 RXN/SATA2 RXN/QSGMII RXN M PCIE30 RX1 PCIE\_REFCLKP\_100M [30] PCTE20 REPCTA PCTE30 REFCLER PCIE20 REFCLKI PCIE\_REFCLKN\_100M [30] PCIE30 REFCLKN I PCIE30 REFCLKN IN [31] **MULTI PHY2** biff 100 Ohm U19 PCIE30 RESREF R1400 1 2 200R 18 MULTI PHY MULTI PHY0 REFCLKP PCIE30 RESRE Note: REFCLK In case of multiplexing, impedance control: MULTI PHY1 REPOLKS PCIE30\_AVDD\_0V9\_ PCIE30\_AVDD\_0V9\_ MULTI PHY1 REFCLKN Diff 90 Ohm ±10% VDDA OV9 VCCA 1V8 MULTI\_PHY\_AVDD\_0V9\_1 MULTI\_PHY\_AVDD\_0V9\_2 VCCA 1V8 PCIE30\_AVDD\_1V8 MULTI\_PHY\_AVDD\_1V8 C1408 C1409 C1410 BGA636 19R00X19R00X1R20 C1411 C1412 \_100nF 100nF 100nF 4.7uF BGA636\_19R00X19R00X1R20 X5R 6.3V C0402 C0201 C0402 C0402 Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package armsom Project: ArmSoM-Sige3 09.RK3568 USB/PCIe/SATA PHY Tuesday, July 09, 2024 V1.0 Designed by: Liu Xinglin Reviewed by: <Checker>






SARADC_VIN1	Up Resistance	Down Resistance
HW IDO	10K	DNP
HW_ID1	10K	110K
HW ID2	20K	100K
HW ID3	33K	100K
HW_ID4	18K	36K
HW ID5	36K	51K
HW_ID6	51K	51K
HW ID7	51K	36K
HW ID8	36K	18K
HW_ID9	100K	33K
HW ID10	100K	20K
HW_ID11	110K	10K
HW ID12	DNP	10K

VCCA 1V8

<b>⋈</b> armsom			https://www.armsom.org/			
Project:	ArmSoM-	ArmSoM-Sige3				
File:	10.RK356	8_SARAD	С			
Date:	Tuesday, July	Tuesday, July 09, 2024			V1.0	
Decianed by:	Liu Yinglin	Deviewed by:	cChackers.	Sheet:	10 -4 25	

4 3 2

## RK3568 P(MIPI CSI RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane +	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
Op 210112	Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


#### Note

Caps of between dashed green lines and U1000 should be placed under the U1000 package


<b>№</b> armsom			https://ww	https://www.armsom.org/			
Project:	ArmSoM-	Sige3					
File:	11.RK3568_VI Interface						
Date:	Tuesday, July	Tuesday, July 09, 2024			V1.0		
Designed by:	Liu Xinglin	Reviewed by:	<checker></checker>	Sheet:	11 of 35		

5 4 3 2


### RK3568\_R(MIPI\_DSI\_TX0/LVDS\_TX0)




### RK3568\_S(MIPI\_DSI\_TX1/LVDS\_TX1)





### RK3568\_T (eDP TX)




### RK3568\_Q(HDMI2.0 TX)







## RK3568 K(VCCIO4 Domain)




Caps of between dashed green lines and U1000 should be placed under the U1000 package

<b>⊗</b> arr	nsom		https://ww	w.armsom	.org/	
Project:	ArmSoM-	ArmSoM-Sige3				
File:	15.RK356	88_WIFI/BT				
Date:	Tuesday, July	Tuesday, July 09, 2024			V1.0	
Designed by:	Liu Xinglin	Reviewed by:	<checker></checker>	Sheet:	15 of 35	


4 3 2

## RK3568 L(VCCIO5 Domain)




<b>№</b> armsom			https://www.armsom.org/				
Project:	ArmSoM	-Sige3					
File:	16.RK350	8_40PIN					
Date:	Tuesday, July	Tuesday, July 09, 2024			V1.0		
Designed by:	Liu Xinglin	Reviewed by:	<checker></checker>	Sheet:	16 of 35		

5 4 3 2







<b>№</b> armsom			https://www.armsom.org/				
Project:	ArmSoM	-Sige3					
File:	18.RK350	88_PCIE30	x2/HDMIT	X Cont	r		
Date:	Tuesday, July	sday, July 09, 2024			V1.0		
Designed by:	Liu Xinglin	Reviewed by:	<checker></checker>	Sheet:	18 of 35		

4 3

