

Table of Content

Page 1	01.Cover Page
Page 2	02.Revision History
Page 3	03.Block Diagram
Page 4	04.Power Diagram
Page 5	05.Power Sequence
Page 6	06.RK3568_Power/GND
Page 7	07.RK3568_DDR PHY
Page 8	08.RK3568_OSC/PLL/PMUIO
Page 9	09.RK3568_USB/PCIE/SATA PHY
Page 10	10.RK3568_SARADC
Page 11	11.RK3568_VI Interface
Page 12	12.RK3568_VO Interface
Page 13	13.RK3568_Audio Interface
Page 14	14.RK3568_Flash/SD Controller
Page 15	15.RK3568_WIFI/BT
Page 16	16.RK3568_40PIN
Page 17	17.RK3568_Ethernet/Camera/LCD
Page 18	18.RK3568_PCIE30x2/HDMITX Contr
Page 19	19.DRAM-LPDDR4X_1X32bit_200P
Page 20	20.Flash-eMMC Flash
Page 21	21.Flash-MicroSD Card
Page 22	22.Power_DC IN/Ext Discrete/RTC IC
Page 23	23.Power_PMIC
Page 24	24.USB2/USB3 Port
Page 25	25.VI-Camera_MIPI_CSI_1x 4Lanes
Page 26	26.VO-LCM_MIPI_DSI_TX1
Page 27	27.VO-HDMI2.0 TX
Page 28	28.WIFI/BT-SDMMC1_2T2R + UART
Page 29	29.Ethernet-GEPHY_RGMII1_M1
Page 30	30.Ethernet-PCIE Ethernet
Page 31	31.PCIE-PCIE3.0_1x2Lanes_M.2
Page 32	32.Audio-Headphone Port
Page 33	33.40Pin
Page 34	34.KEY Array/FAN
Page 35	35.LED/HOLD

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

NOTE 1:  
Component parameter description  
1. DNP stands for component not mounted temporarily  
2. If Value or option is DNP, which means the area is reserved without being mounted

NOTE 2:  
Please use our recommended components to avoid too many changes.  
For more informations about the second source,please refer to our AVL.

Description


Note

Option


# Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2024-07-09	Liu Xinglin	1:Revision preliminary version	


ArmSoM-Sige3 Block Diagram



## Default Power Diagram







Power Sequence




Power description

Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Work Voltage	Peak Current	Sleep Current
VCC3V3_SYS	RK809_BUCK1	2.5A	VDD_LOGIC	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	DVFS	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	1.2V (DD84)	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0V	OFF	DVFS	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0V	OFF	0.9V	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	0.9V	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	0.9V	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	0V	OFF	3.3V	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	3.3V or 1.8V (SD: 0.3V, SD2: 0.4V)	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	0V	OFF	1.8V	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	3.3V	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	3.3V	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	1.8V	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	3.3V	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	5.0V	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.0V	ON	DVFS	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	2.5V	TBD	TBD

# RK3568\_ABCDE (Power&Gnd)



U1000F






# RK3568\_G (OSC/PLL/PMUIO1/2)

## Note:

Adjusted the load capacitance according to the crystal specification.




## Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package.




## RK3568 V (USB2.0 HOST)






**Note:**  
Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package



**RK3568\_W (PCIe3.0 x2)**



# RK3568\_O (SARADC/OTP)




SARADC_VIN1	Up Resistance	Down Resistance
HW ID0	10K	DNP
HW ID1	10K	110K
HW ID2	20K	100K
HW ID3	33K	100K
HW ID4	18K	36K
HW ID5	36K	51K
HW ID6	51K	51K
HW ID7	51K	36K
HW ID8	36K	18K
HW ID9	100K	33K
HW ID10	100K	20K
HW ID11	110K	10K
HW ID12	DNP	10K

**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

**Note:**  
If there is no Key requirement, two test points must be reserved to facilitate firmware update  
It is suggested to reserve a Key to facilitate the development debug  
If SARADC\_VIN0=0V at after power on and reset, then system will enter into loader mode.

# RK3568\_P (MIPI\_CSI\_RX)




Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	+ Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

**Note:**

Caps of between dashed green lines and U1000 should be placed under the U1000 package


## RK3568 S (MIPI DSI TX1/LVDS TX1)



MIPI\_DSI\_TX0 + MIPI\_DSI\_TX1 support dual MIPI DSI TX interface,  
Left and Right support redistribution.

LVDS\_TX0 + LVDS\_TX1 support dual LVDS TX interface,  
Left and Right support redistribution

# RK3568\_Q (HDMI2.0 TX)



Caps of between dashed green lines and U1000  
should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

# RK3568\_H (VCCIO1 Domain)



U1000H

## VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3 SDA M0	/ UART3 RX M0	/ CAN1 RX M0	/ AUDIOPWM LOUT P	/ ACODEC ADC DATA	/ GPIO1 A0 u
I2C3 SCL M0	/ UART3 TX M0	/ CAN1 TX M0	/ AUDIOPWM LOUT N	/ ACODEC ADC CLK	/ GPIO1 A1 u
I2S1 MCLK M0	/ UART3 RTSn M0	/ SCR CLK	/ PCIE30X1 PERSTn M2		/ GPIO1 A2 d
I2S1 SCLK TX M0	/ UART3 CTSn M0	/ SCR IO	/ PCIE30X1 WAKEn M2	/ ACODEC DAC CLK	/ GPIO1 A3 d
I2S1 SCLK RX M0	/ UART4 RX M0	/ PDM CLK1 M0	/ SPDIF TX M0		/ GPIO1 A4 d
I2S1 LRCK TX M0	/ UART4 RTSn M0	/ SCR RST	/ PCIE30X1 CLKREOn M2	/ ACODEC DAC SYNC	/ GPIO1 A5 d
I2S1 LRCK RX M0	/ UART4 TX M0	/ PDM CLK0 M0	/ AUDIOPWM ROUT P		/ GPIO1 A6 d
I2S1 SDO0 M0	/ UART4 CTSn M0	/ SCR DET	/ AUDIOPWM ROUT N	/ ACODEC DAC DATAL	/ GPIO1 A7 d
I2S1 SDO1 M0	/ I2S1 SDI3 M0	/ PDM SDI3 M0	/ PCIE20 CLKREOn M2	/ ACODEC DAC DATAR	/ GPIO1 B0 d
I2S1 SDO2 M0	/ I2S1 SDI2 M0	/ PDM SDI2 M0	/ PCIE20 WAKEn M2	/ ACODEC ADC SYNC	/ GPIO1 B1 d
I2S1 SDO3 M0	/ I2S1 SDI1 M0	/ PDM SDI1 M0	/ PCIE20 PERSTn M2		/ GPIO1 B2 d
	I2S1 SDI0 M0	/ PDM SDI0 M0			/ GPIO1 B3 d

RK3568  
BGA636\_19R00X19R00X1R20



**Note:**  
Caps of between dashed green lines and U1000 should be placed under the U1000 package

# RK3568\_I (VCCIO2 Domain)

U1000I



## VCCIO2 Domain

Operating Voltage=1.8V/3.3V

EMMC D0	/ FLASH D0	/ GPIO1 B4 u
EMMC D1	/ FLASH D1	/ GPIO1 B5 u
EMMC D2	/ FLASH D2	/ GPIO1 B6 u
EMMC D3	/ FLASH D3	/ GPIO1 B7 u
EMMC D4	/ FLASH D4	/ GPIO1 C0 u
EMMC D5	/ FLASH D5	/ GPIO1 C1 u
EMMC D6	/ FLASH D6	/ GPIO1 C2 u
EMMC D7	/ FLASH D7	/ GPIO1 C3 u
EMMC CMD	/ FLASH WRn	/ GPIO1 C4 u
EMMC CLKOUT	/ FLASH DQS	/ GPIO1 C5 d
EMMC DATA STROBE	/ FSPI CS1n	/ FLASH CLE
EMMC RSTn	/ FSPI D2	/ FLASH WPN
FSPI CLK	/ FLASH ALE	/ GPIO1 D0 d
FSPI D0	/ FLASH RDY	/ GPIO1 D1 u
FSPI D1	/ FLASH RDn	/ GPIO1 D2 u
FSPI CS0n	/ FLASH CS0n	/ GPIO1 D3 u
FSPI D3	/ FLASH CS1n	/ GPIO1 D4 u

Default is determined by Pin  
FLASH\_VOL\_SEL/GPIO0 A7 u:  
L:VCCIO2 must supply 3.3V  
H:VCCIO2 must supply 1.8V

RK3568  
BGA636\_19R00X19R00X1R20



Note:

"FLASH\_VOL\_SEL" status and  
VCCIO\_FLASH power supply voltage must match  
otherwise the IO function of VCCIO2 will be abnormally or  
the IO of VCCIO2 will be damaged!

When VCCIO2 voltage is connected to 1.8V, FLASH\_VOL\_SEL must be high  
When VCCIO2 voltage is connected to 3.3V, FLASH\_VOL\_SEL must be low  
If VCCIO2 power supply voltage and FLASH\_VOL\_SEL fails to meet the above  
relationship,  
its function will be abnormally (for example, it cannot be started normally) or IO will be  
damaged.

# RK3568\_J (VCCIO3 Domain)

U1000J



## VCCIO3 Domain

Operating Voltage=1.8V/3.3V

SDMMC0 D0	/ UART2 TX M1	/ UART6 TX M1	/ PWM8 M1	/ GPIO1 D5 u
SDMMC0 D1	/ UART2 RX M1	/ UART6 RX M1	/ PWM9 M1	/ GPIO1 D6 u
SDMMC0 D2	/ ARMJTAG TCK	/ UART5 CTSn M0	/ GPIO1 D7 u	
SDMMC0 D3	/ ARMJTAG TMS	/ UART5 RTSn M0	/ GPIO2 A0 u	

SDMMC0 CMD	/ PWM10 M1	/ UART5 RX M0	/ CAN0 TX M1	/ GPIO2 A1 u
SDMMC0 CLK	/ TEST CLKOUT	/ UART5 TX M0	/ CAN0 RX M1	/ GPIO2 A2 d

RK3568  
BGA636\_19R00X19R00X1R20




Default

## SDMMC0 & JTAG

Note:

Caps of between dashed green lines and U1000  
should be placed under the U1000 package



Project: ArmSoM-Sig3			
File: 14.RK3568_Flash/SD Controller			
Date: Tuesday, July 09, 2024	Rev: V1.0		
Designed by: Liu Xinglin	Reviewed by: <Checker>	Sheet: 14 of 35	

# RK3568\_K (VCCIO4 Domain)

U1000K

## VCCIO4 Domain


Operating Voltage=1.8V/3.3V

SDMMC1_D0	/ GMAC0_RXD2	/ UART6_RX_M0	/ GPIO2_A3_u
SDMMC1_D1	/ GMAC0_RXD3	/ UART6_TX_M0	/ GPIO2_A4_u
SDMMC1_D2	/ GMAC0_RXCLK	/ UART7_RX_M0	/ GPIO2_A5_u
SDMMC1_D3	/ GMAC0_TXD2	/ UART7_TX_M0	/ GPIO2_A6_u
SDMMC1_CMD	/ GMAC0_TXD3	/ UART9_RX_M0	/ GPIO2_A7_u
SDMMC1_CLK	/ GMAC0_TXCLK	/ UART9_TX_M0	/ GPIO2_B0_d
SDMMC1_PWREN	/ I2C4_SDA_M1	/ UART8_RTSn_M0	/ CAN2_RX_M1
SDMMC1_DET	/ I2C4_SCL_M1	/ UART8_CTSn_M0	/ CAN2_TX_M1
GMAC0_TXD0	/ UART1_RX_M0	/ GPIO2_B3_u	
GMAC0_TXD1	/ UART1_TX_M0	/ GPIO2_B4_u	
GMAC0_TXEN	/ UART1_RTSn_M0	/ SPI1_CLK_M0	/ GPIO2_B5_u
GMAC0_RXD0	/ UART1_CTSn_M0	/ SPI1_MISO_M0	/ GPIO2_B6_u
I2S2_SCLK_RX_M0	/ GMAC0_RXD1	/ UART6_RTSn_M0	/ SPI1_MOSI_M0
I2S2_LRCK_RX_M0	/ GMAC0_RXDV_CRS	/ UART6_CTSn_M0	/ SPI1_CS0_M0
I2S2_MCLK_M0	/ ETH0_REFCLKO_25M	/ UART7_RTSn_M0	/ SPI2_CLK_M0
I2S2_SCLK_TX_M0	/ GMAC0_MCLKINOUT	/ UART7_CTSn_M0	/ SPI2_MISO_M0
I2S2_LRCK_TX_M0	/ GMAC0_MDC	/ UART9_RTSn_M0	/ SPI2_MOSI_M0
I2S2_SDO_M0	/ GMAC0_MDIO	/ UART9_CTSn_M0	/ SPI2_CS0_M0
I2S2_SDI_M0	/ GMAC0_RXER	/ UART8_TX_M0	/ SPI2_CS1_M0
CLK32K_OUT1	/ UART8_RX_M0	/ SPI1_CS1_M0	/ GPIO2_C6_d

RK3568  
BGA636\_19R00X19R00X1R20

VCCIO4

E27	>>SDIO0_D0 [28]
E28	>>SDIO0_D1 [28]
B28	>>SDIO0_D2 [28]
C27	>>SDIO0_D3 [28]
C28	>>SDIO0_CMD [28]
D27	>>WIFI_2X2_CLK [28]
D26	>>WIFI_REG_ON_H [28]
E25	>>WIFI_WAKE_HOST_H [28]
F28	<<UART2_RX_M1 [28]
G27	<<UART2_TX_M1 [28]
G28	<<UART2_RTSn_M1 [28]
F27	<<UART2_CTSn_M1 [28]
H25	>>BT_REG_ON_H [28]
F24	>>BT_WAKE_HOST_H [28]
G23	>>HOST_WAKE_BT_H [28]
F25	>>I2S0_SCLK_M1 [28]
H24	>>I2S0_LRCK_M1 [28]
H23	>>I2S0_SDO_M1 [28]
F26	>>I2S0_SDI_M1 [28]
E26	>>32KOUT_M1_WIFI [28]



**Note:**  
Caps of between dashed green lines  
and U1000 should be placed under  
the U1000 package



# RK3568\_L (VCCIO5 Domain)

U1000L

## VCCIO5 Domain





Operating Voltage=1.8V/3.3V

LCDC D0	/ VOP BT656 D0 M0	/ SPI0 MISO M1	/ PCIE20 CLKREQn M1	/ I2S1 MCLK M2	/ GPIO2 D0 d
LCDC D1	/ VOP BT656 D1 M0	/ SPI0 MOSI M1	/ PCIE20 WAKEn M1	/ I2S1 SCLK TX M2	/ GPIO2 D1 d
LCDC D2	/ VOP BT656 D2 M0	/ SPI0 CS0 M1	/ PCIE30X1 CLKREQn M1	/ I2S1 LRCK TX M2	/ GPIO2 D2 d
LCDC D3	/ VOP BT656 D3 M0	/ SPI0 CLK M1	/ PCIE30X1 WAKEn M1	/ I2S1 SDIO M2	/ GPIO2 D3 d
LCDC D4	/ VOP BT656 D4 M0	/ SPI2 CS1 M1	/ PCIE30X2 CLKREQn M1	/ I2S1 SDI1 M2	/ GPIO2 D4 d
LCDC D5	/ VOP BT656 D5 M0	/ SPI2 CS0 M1	/ PCIE30X2 WAKEn M1	/ I2S1 SDI2 M2	/ GPIO2 D5 d
LCDC D6	/ VOP BT656 D6 M0	/ SPI2 MOSI M1	/ PCIE30X2 PERSTn M1	/ I2S1 SDI3 M2	/ GPIO2 D6 d
LCDC D7	/ VOP BT656 D7 M0	/ SPI2 MISO M1	/ UART8 TX M1	/ I2S1 SDO0 M2	/ GPIO2 D7 d
LCDC CLK	/ VOP BT656 CLK M0	/ SPI2 CLK M1	/ UART8 RX M1	/ I2S1 SDO1 M2	/ GPIO3 A0 d
LCDC D8	/ VOP BT1120 D0	/ SPI1 CS0 M1	/ PCIE30X1 PERSTn M1	/ SDMMC2 D0 M1	/ GPIO3 A1 d
LCDC D9	/ VOP BT1120 D1	/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d
LCDC D10	/ VOP BT1120 D2	/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 D2 M1	/ GPIO3 A3 d
LCDC D11	/ VOP BT1120 D3	/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 D3 M1	/ GPIO3 A4 d
LCDC D12	/ VOP BT1120 D4	/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d
LCDC D13	/ VOP BT1120 CLK	/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d
LCDC D14	/ VOP BT1120 D5	/ GMAC1 RXCLK M0	/ SDMMC2 DET M1	/ GPIO3 A7 d	
LCDC D15	/ VOP BT1120 D6	/ ETH1 REFCLK0 25M M0	/ SDMMC2 PWREN M1	/ GPIO3 B0 d	
LCDC D16	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1	/ PWM8 M0	/ GPIO3 B1 d
LCDC D17	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1	/ PWM9 M0	/ GPIO3 B2 d
LCDC D18	/ VOP BT1120 D9	/ GMAC1 RXDV CRS M0	/ I2C5 SCL M0	/ PDM SDIO M2	/ GPIO3 B3 d
LCDC D19	/ VOP BT1120 D10	/ GMAC1 RXER M0	/ I2C5 SDA M0	/ PDM SDI1 M2	/ GPIO3 B4 d
LCDC D20	/ VOP BT1120 D11	/ GMAC1 TXD0 M0	/ I2C3 SCL M1	/ PWM10 M0	/ GPIO3 B5 d
LCDC D21	/ VOP BT1120 D12	/ GMAC1 TXD1 M0	/ I2C3 SDA M1	/ PWM11 IR M0	/ GPIO3 B6 d
LCDC D22	/ PWM12 M0	/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d
LCDC D23	/ PWM13 M0	/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d
LCDC HSYNC	/ VOP BT1120 D13	/ SPI1 MOSI M1	/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d
LCDC VSYNC	/ VOP BT1120 D14	/ SPI1 MISO M1	/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d
LCDC DEN	/ VOP BT1120 D15	/ SPI1 CLK M1	/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d

VCCIO5\_1  
VCCIO5\_2


RK3568

BGA636\_19R00X19R00X1R20



### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

 <b>armsom</b>		<a href="https://www.armsom.org/">https://www.armsom.org/</a>	
<b>Project:</b>	<b>ArmSoM-Sige3</b>		
<b>File:</b>	<b>16.RK3568_40PIN</b>		
<b>Date:</b>	Tuesday, July 09, 2024		<b>Rev:</b> V1.0
<b>Designed by:</b>	Liu Xinglin	<b>Reviewed by:</b>	<Checker>
<b>Sheet:</b>		16 of 35	

RK3568\_M(VCCIO6 Domain)


U1000M

VCCIO6 Domain  
Operating Voltage=1.8V/3.3V

CIF D0	/ EBC SDD00	/ SDMMC2 D0 M0	/ I2S1 MCLK M1	/ VOP BT656 D0 M1	/ GPIO3 C6 d
CIF D1	/ EBC SDD01	/ SDMMC2 D1 M0	/ I2S1 SCLK TX M1	/ VOP BT656 D1 M1	/ GPIO3 C7 d
CIF D2	/ EBC SDD02	/ SDMMC2 D2 M0	/ I2S1 LRCK TX M1	/ VOP BT656 D2 M1	/ GPIO3 D0 d
CIF D3	/ EBC SDD03	/ SDMMC2 D3 M0	/ I2S1 SDO0 M1	/ VOP BT656 D3 M1	/ GPIO3 D1 d
CIF D4	/ EBC SDD04	/ SDMMC2 CMD M0	/ I2S1 SDI0 M1	/ VOP BT656 D4 M1	/ GPIO3 D2 d
CIF D5	/ EBC SDD05	/ SDMMC2 CLK M0	/ I2S1 SDI1 M1	/ VOP BT656 D5 M1	/ GPIO3 D3 d
CIF D6	/ EBC SDD06	/ SDMMC2 DET M0	/ I2S1 SDI2 M1	/ VOP BT656 D6 M1	/ GPIO3 D4 d
CIF D7	/ EBC SDD07	/ SDMMC2 PWREN M0	/ I2S1 SDI3 M1	/ VOP BT656 D7 M1	/ GPIO3 D5 d
CIF D8	/ EBC SDD08	/ GMAC1 TXD2 M1	/ UART1 TX M1	/ PDM CLK0 M1	/ GPIO3 D6 d
CIF D9	/ EBC SDD09	/ GMAC1 TXD3 M1	/ UART1 RX M1	/ PDM SDI0 M1	/ GPIO3 D7 d
CIF D10	/ EBC SDD010	/ GMAC1 TXCLK M1		/ PDM CLK1 M1	/ GPIO4 A0 d
CIF D11	/ EBC SDD011	/ GMAC1 RXD2 M1		/ PDM SDI1 M1	/ GPIO4 A1 d
CIF D12	/ EBC SDD012	/ GMAC1 RXD3 M1	/ UART7 TX M2	/ PDM SDI2 M1	/ GPIO4 A2 d
CIF D13	/ EBC SDD013	/ GMAC1 RXCLK M1	/ UART7 RX M2	/ PDM SDI3 M1	/ GPIO4 A3 d
CIF D14	/ EBC SDD014	/ GMAC1 TXD0 M1	/ UART9 TX M2	/ I2S2 LRCK TX M1	/ GPIO4 A4 d
CIF D15	/ EBC SDD015	/ GMAC1 TXD1 M1	/ UART9 RX M2	/ I2S2 LRCK RX M1	/ GPIO4 A5 d
ISP FLASHTRIGOUT	/ EBC SDCE0	/ GMAC1 TXEN M1	/ SPI3 CS0 M0	/ I2S1 SCLK RX M1	/ GPIO4 A6 d
CAM CLKOUT0	/ EBC SDCE1	/ GMAC1 RXD0 M1	/ SPI3 CS1 M0	/ I2S1 LRCK RX M1	/ GPIO4 A7 d
CAM CLKOUT1	/ EBC SDCE2	/ GMAC1 RXD1 M1	/ SPI3 MISO M0	/ I2S1 SDO1 M1	/ GPIO4 B0 d
ISP PRELIGHT TRIG	/ EBC SDCE3	/ GMAC1 RXDV CRS M1		/ I2S1 SDO2 M1	/ GPIO4 B1 d
I2C4 SDA M0	/ EBC VCOM	/ GMAC1 RXER M1	/ SPI3 MOSI M0	/ I2S2 SDI M1	/ GPIO4 B2 d
I2C4 SCL M0	/ EBC GDOE	/ ETH1 REFCLK0_25M M1	/ SPI3 CLK M0	/ I2S2 SDO M1	/ GPIO4 B3 d
I2C2 SDA M1	/ EBC GDSP	/ CAN2 RX M0	/ ISP FLASH TRIGIN	/ VOP BT656 CLK M1	/ GPIO4 B4 d
I2C2 SCL M1	/ EBC SDSHR	/ CAN2 TX M0		/ I2S1 SDO3 M1	/ GPIO4 B5 d
CIF HREF	/ EBC SDLE	/ GMAC1 MDC M1	/ UART1 RTSn M1	/ I2S2 MCLK M1	/ GPIO4 B6 d
CIF VSYNC	/ EBC SDOE	/ GMAC1 MDIO M1		/ I2S2 SCLK TX M1	/ GPIO4 B7 d
CIF CLKOUT	/ EBC GDCLK		/ PWM11 IR M1		/ GPIO4 C0 d
CIF CLKIN	/ EBC SDCLK	/ GMAC1 MCLKINOUT M1	/ UART1 CTSn M1	/ I2S2 SCLK RX M1	/ GPIO4 C1 d

RK3568  
BGA636\_19R00X19R00X1R20

GMAC	Direction	GEPHY
GMACx_MDC	----->	PHYx_MDC
GMACx_MDIO	<-----	PHYx_MDIO
ETHx_REFCLK0_25M	----->	PHYx_OSC
GMACx_MCLKINOUT	<-----	PHYx_CLKOUT125(Optional)
GPIO	----->	PHYx_RSTn
GPIO	<-----	PHYx_INT/PMEB
GMACx_RXER		NC



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package.  
Other caps should be placed close to the U1000 package

armsom		https://www.armsom.org/	
Project:	ArmSoM-Sige3		
File:	17.RK3568_Ethernet/Camera/LCD		
Date:	Tuesday, July 09, 2024	Rev:	V1.0
Designed by:	Liu Xinglin	Reviewed by:	<Checker>
Sheet:	17	of	35

# RK3568\_N (VCCIO7 Domain)

U1000N

## VCCIO7 Domain

Operating Voltage=1.8V/3.3V

PWM14 M1	/ SPI3 CLK M1	/ CAN1 RX M1	/ PCIE30X2 CLKREqN M2	/ I2S3 MCLK M1	/ GPIO4 C2 d
PWM15 IR M1	/ SPI3 MOSI M1	/ CAN1 TX M1	/ PCIE30X2 WAKEn M2	/ I2S3 SCLK M1	/ GPIO4 C3 d
EDF HPDIN M0	/ SPDIF TX M2	/ SATA2 ACT LED	/ PCIE30X2 PERSTn M2	/ I2S3 LRCK M1	/ GPIO4 C4 d
PWM12 M1	/ SPI3 MISO M1	/ SATA1 ACT LED	/ UART9 TX M1	/ I2S3 SDO M1	/ GPIO4 C5 d
PWM13 M1	/ SPI3 CS0 M1	/ SATA0 ACT LED	/ UART9 RX M1	/ I2S3 SDI M1	/ GPIO4 C6 d

HDMITX_SCL	/ I2C5_SCL M1	/ GPIO4 C7 u
HDMITX_SDA	/ I2C5_SDA M1	/ GPIO4 D0 u
HDMITX_CEC M0	/ SPI3 CS1 M1	/ GPIO4 D1 u

GPIO4 D2 d

VCCIO7


RK3568

BGA636\_19R00X19R00X1R20

AF8	>>> PCIE30X2_CLKREqN_M1 [31]
AA11	>>> PCIE30X2_WAKEn_M1 [31]
AH7	>>> PCIE30X2_PERSTn_M1 [31]
AD8	>>> LEDR_EN_H [35]
AE8	>>> LEDG_EN_H [35]

AG8	>>> HDMITX_SCL [27]
AG7	>>> HDMITX_SDA [27]
AH6	>>> HDMITX_CEC_M0 [27]

AB9




### Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package







<https://www.armsom.org/>

Project:	ArmSoM-Sige3			
File:	18.RK3568_PCIE30x2/HDMITX Contr			
Date:	Tuesday, July 09, 2024	Rev:	V1.0	
Designed by:	Liu Xinglin	Reviewed by:	<Checker>	Sheet: 18 of 35



eMMC Flash



```

———>>>SDMMC0_D0 [14]
———>>>SDMMC0_D1 [14]
———>>>SDMMC0_D2/ARMJTAG_TCK [14]
———>>>SDMMC0_D3/ARMJTAG_TMS [14]

———<<<SDMMC0_CMD [14]

———>>>SDMMC0_CLK [14]


———<<<SDMMC0_DET_L [8]

```











## PMIC RK809 DCDC



DDR4	1.21V	62K 1%
LPDDR4/4x	1.11V	47K 1%
DDR3	1.53V	110K 1%
DDR3L	1.35V	82K 1%
LPDDR3	1.25V	68K 1%


## PMIC RK809 LDO



## PMIC RK809 Managernment

**Note:**


If the external RTC IC is used,  
Can choose not mounted



**Note:**

For quick Power ON/OFF Application

## PMIC RK809 CODEC



**Note :**

If RK809-5 codec is not used,  
then Pin 14,15,16,17,19,40 Tie VSS  
Pin 18,36,37,38,35,39,41,34,32,43,42  
Leave floating



Camera0:MIPI\_CSI\_RX 4Lanes

- <<

MIPI\_CSI\_RX\_D0P [11]

<<

MIPI\_CSI\_RX\_D0N [11]
- <<

MIPI\_CSI\_RX\_D1P [11]

<<

MIPI\_CSI\_RX\_D1N [11]
- <<

MIPI\_CSI\_RX\_D2P [11]

<<

MIPI\_CSI\_RX\_D2N [11]
- <<

MIPI\_CSI\_RX\_D3P [11]

<<

MIPI\_CSI\_RX\_D3N [11]
- <<

MIPI\_CSI\_RX\_CLK0P [11]

<<

MIPI\_CSI\_RX\_CLK0N [11]
- <<

MIPI\_CSI\_RX\_CLK1P [11]

<<

MIPI\_CSI\_RX\_CLK1N [11]
- >>

CIF\_CLKOUT [17]
- >>

MIPI\_CAM\_MCLK1 [25]
- >>

MIPI\_CAM0\_PDN\_L\_GPIO3\_D5 [17]

>>

MIPI\_CAM0\_RST\_L\_GPIO3\_D4 [17]
- >>

MIPI\_CAM1\_PDN\_L\_GPIO3\_D3 [17]
- <<

I2C2\_SDA\_M1 [17]





<<

I2C2\_SCL\_M1 [17]
- >>

I2C1\_SCL\_TP [25,26]



>>


I2C1\_SDA\_TP [25,26]



Note:  
Camera MCLK can select the following clock:  
1:CAM\_CLKOUT0  
2:CAM\_CLKOUT1  
3:CIF\_CLKOUT  
4:REFCLK\_OUT (24MHz)

Attention to the voltage matching



 <b>armsom</b>		<a href="https://www.armsom.org/">https://www.armsom.org/</a>	
<b>Project:</b>	<b>ArmSoM-Sige3</b>		
<b>File:</b>	<b>25.VI-Camera_MIPI_CSI_1x 4Lanes</b>		
<b>Date:</b>	Tuesday, July 09, 2024		<b>Rev:</b> V1.0
<b>Designed by:</b>	Liu Xinglin	<b>Reviewed by:</b> <Checker>	<b>Sheet:</b> 25 of 35

# Single- MIPI1 LCM



- MIPI\_DSI\_TX1\_D0P/LVDS\_TX1\_D0P [12]
- MIPI\_DSI\_TX1\_D0N/LVDS\_TX1\_D0N [12]
- MIPI\_DSI\_TX1\_D1P/LVDS\_TX1\_D1P [12]
- MIPI\_DSI\_TX1\_D1N/LVDS\_TX1\_D1N [12]
- MIPI\_DSI\_TX1\_D2P/LVDS\_TX1\_D2P [12]
- MIPI\_DSI\_TX1\_D2N/LVDS\_TX1\_D2N [12]
- MIPI\_DSI\_TX1\_D3P/LVDS\_TX1\_D3P [12]
- MIPI\_DSI\_TX1\_D3N/LVDS\_TX1\_D3N [12]
- MIPI\_DSI\_TX1\_CLKP/LVDS\_TX1\_CLKP [12]
- MIPI\_DSI\_TX1\_CLKN/LVDS\_TX1\_CLKN [12]

LCD1\_BL\_PWM5 [25]







- LCD\_EN\_H\_GPIO3\_C6 [17]
- LCD\_RST\_L\_GPIO3\_C7 [17]

- I2C1\_SCL\_TP [25]
- I2C1\_SDA\_TP [25]
- TP\_INT\_L\_GPIO0\_B5 [17]
- TP\_RST\_L\_GPIO0\_B6 [17]


LCD1\_PWREN\_H\_GPIO0\_C5 [8]



HDMI2.0 TX






## SDIO WIFI6/BT Module-2T2R














### PCIE M.2 NGFF M-KEY SOCKET





It can be configured according to the actual needs




PI6C_SS1	PI6C_SS0	Spread %
0	0	No Spread
0	1	-0.5
1	0	-1.0
1	1	No Spread

If board target trace impedance is 50ohm  
then R = 475ohm providing an IREF of 2.32 mA .  
The output current ( IOH ) is 6 \* IREF .  
6x2.32X50=696mV

# Headphone Jack




**Layout note:**  
Place 0ohm resister close to GND pin of Headphone Jack ,  
at layout,HP\_SNS walks in the middle of HPL/HPR and acts as an accompanying line to avoid interference.




**Note:**  
RK3568 is in sleep state.  
To support the insertion of HP interrupt wake-up,  
GPIO needs to be assigned to PMUIO0 or PMUIO1 or PMUIO2 domain

# MIC




## A




# Maskrom

**Note:**  
For eMMC or Nand Flash:  
If eMMC\_D0/FLASH\_D0=0V at after power on and reset,  
then system will enter into Maskrom mode.




**Layout note:**  
eMMC\_D0/FLASH\_D0 Key must be placed on the line, and no branch can be added


# PowerOn/OFF\_Key



# FAN



# Reset\_Key





LED


>>UART2\_TX\_M0\_DEBUG [8,33]

<<LEDR\_EN\_H [18]


<<LEDG\_EN\_H [18]




Working LED



HOLE





armsom

<https://www.armsom.org/>

Project:	ArmSoM-Sige3				
File:	35.LED/HOLD				
Date:	Tuesday, July 09, 2024			Rev:	V1.0
Designed by:	Liu Xinglin	Reviewed by:	<Checker>	Sheet:	35 of 35