


Power Sequence



Power description

VCCSV0_SYS_S5 RK806_BUCK1 6.5A VDD_CPU_BIG_S0 Slot:2 0.85V ON DVFS TBD TBD VCCSV0_SYS_S5 RK806_BUCK2 5A VDD_NPU_S0 Slot:2 0.75V ON DVFS TBD TBD VCCSV0_SYS_S5 RK806_BUCK3 5A VDD_CPU_LIT_S0 Slot:2 0.85V ON DVFS TBD TBD VCCSV0_SYS_S5 RK806_BUCK4 5A VCC_3V3_S3 Slot:5 3.3V ON DVFS TBD TBD VCCSV0_SYS_S5 RK806_BUCK5 3A VDD_GPU_S0 Slot:2 AD1 JB=0.5V ON DVFS TBD TBD VCCSV0_SYS_S5 RK806_BUCK6 3A VDD_LOGIC_S0 Slot:7 AD1 JB=0.5V ON 0.61V-LP4/4X TBD TBD VCCSV0_SYS_S5 RK806_BUCK7 3A VDD_LOGIC_MEM_S0 Slot:2 0.75V ON 0.61V-LP4/4X TBD TBD VCCSV0_SYS_S5 RK806_BUCK8 3A VCC_1V8_S3 Slot:3 1.8V ON <t< td=""><td>eep rrent</td></t<>	eep rrent
VCCSV0_SYS_S5 RK806_BUCK3 5A VDD_CPU_LIT_S0 Slot:2 0.85V ON DVFS TBD TBD VCCSV0_SYS_S5 RK806_BUCK4 5A VCC_3V3_S3 Slot:5 3.3V ON 3.3V TBD TBD VCCSV0_SYS_S5 RK806_BUCK5 3A VDD_GPU_S0 Slot:2 ADJ FB=0.5V ON 0.61V-LP4/4x TBD TBD VCC5V0_SYS_S5 RK806_BUCK6 3A VDD_LOGIC_SO Slot:2 0.75V ON 0.61V-LP4/4x TBD TBD VCC5V0_SYS_S5 RK806_BUCK7 3A VDD_LOGIC_SO Slot:2 0.75V ON 0.75V TBD TBD VCC5V0_SYS_S5 RK806_BUCK8 3A VCC_1V8_S3 Slot:3 1.8V ON 1.8V TBD TBD VCC5V0_SYS_S5 RK806_BUCK9 3A VDD_DDR_S3 Slot:4 ADJ FB=0.5V ON 1.1V-LP4/4x TBD TBD VCC5V0_SYS_S5 RK806_BUCK10 3A VDD_DDR_S0 Slot:2 0.85V ON <td< td=""><td>D</td></td<>	D
VCC5V0_SYS_SS RK806_BUCK4 5A VCC_3V3_S3 Slot:5 3.3V ON 3.3V TBD TBD VCC5V0_SYS_SS RK806_BUCK5 3A VDD_GPU_SO Slot:2 ADJ FB=0.5V ON 0.61V-LP4/4x TBD TBD VCC5V0_SYS_SS RK806_BUCK6 3A VDD_LOGIC_SO VDD_LOGIC_MEM_SO Slot:2 0.75V ON 0.61V-LP4/4x TBD TBD VCC5V0_SYS_SS RK806_BUCK7 3A VDD_LOGIC_MEM_SO Slot:2 0.75V ON 0.75V TBD TBD VCC5V0_SYS_SS RK806_BUCK8 3A VCC_1VS_S3 Slot:3 1.8V ON 1.1V-LP4/4x TBD TBD VCC5V0_SYS_SS RK806_BUCK10 3A VDD_DDR_S3 Slot:4 ADJ FB=0.5V ON 1.1V-LP4/4x TBD TBD VCC5V0_SYS_SS RK806_BUCK10 3A VDD_DDR_S0 Slot:2 0.85V ON 1.8V-LP4/4x TBD TBD VCC_2V0_PLDO RK806_PLDO1 0.5A VCCA_1V8_SO Slot:3 1.8V <td>D</td>	D
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	D
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	D
VCC5V0_SYS_55 RK806_BUCK6 3A VDDQ_DDR_S0 Slot:7 AD BD FBD_SV AD BDS_SV AD B	D
VCC5V0_SYS_55 RK806_BUCK7 3A VDD_LOGIC_SO VDD_LOGIC_MEM_SO Slot:2 0.75V ON 0.75V TBD TBD VCC5V0_SYS_55 RK806_BUCK8 3A VCC_1V8_S3 Slot:3 1.8V ON 1.8V TBD TBD TBD VCC5V0_SYS_55 RK806_BUCK9 3A VDD2_DDR_S3 Slot:4 AD ON 1.1V-LP4/4x TBD TBD TBD VCC5V0_SYS_55 RK806_BUCK10 3A VDD_DDR_S0 Slot:2 0.85V ON 0.85V DVDFS TBD	D
VCC5V0_SYS_55 RK806_BUCK8 3A VCC_1V8_S3 Slot:3 1.8V ON 1.8V TBD TBD TBD VCC5V0_SYS_55 RK806_BUCK9 3A VDD2_DDR_S3 Slot:4 AD ON 1.1V-LP4/4x TBD TBD VCC5V0_SYS_55 RK806_BUCK10 3A VDD_DDR_S0 Slot:2 0.85V ON 0.85V DVES TBD T	D
VCC5V0_SYS_S5 RK806_BUCK10 3A VDD_DDR_SO Slot:2 0.85V ON 0.85V_DVES TBD TBD VCC_2V0_PLDO RK806_PLDO1 0.5A VCCA_1V8_SO Slot:3 1.8V ON 1.8V TBD TBD TBD VCC_2V0_PLDO RK806_PLDO2 0.3A VCCA1V8_PLDO2_SO Slot:3 1.8V ON 1.8V TBD	D
VCC5V0_SYS_55 RK806_BUCK10 3A VDD_DDR_S0 Slot:2 0.85V ON 0.85V DVES TBD TBD TBD VCC_2V0_PLDO RK806_PLDO1 0.5A VCCA_1V8_SO Slot:3 1.8V ON 1.8V TBD TBD TBD VCC_2V0_PLDO RK806_PLDO2 0.3A VCCA1V8_PLDO2_SO Slot:3 1.8V ON 1.8V TBD	D
VCC_2V0_PLDO RK806_PLDO1 0.5A VCCA_1V8_SO Slot:3 1.8V ON 1.8V TBD TBD RK806_PLDO2 0.3A VCCA1V8_PLDO2_SO Slot:3 1.8V ON 1.8V TBD TBD RK806_PLDO3 0.3A VDDA_1V2_SO Slot:4 1.2V ON 1.2V TBD TBD VCC5V0_SYS_SS RK806_PLDO4 0.5A VCCA_3V3_SO Slot:5 3.0V ON 3.3V TBD TBD VCC5V0_SYS_SS RK806_PLDO5 0.3A VCCIO_SD_SO Slot:5 3.3V ON 3.3V TBD TBD VCC5V0_SYS_SS RK806_PLDO6 0.3A VCCA1V8_PLDO6_S3 Slot:3 1.8V ON 1.8V TBD TBD VCC_1V1_NLDO RK806_NLDO1 0.3A VDDA_DDR_PLL_SO Slot:2 0.85V ON 0.85V DVFS	D
RK806_PLD03 0.3A VDDA_1V2_S0 Slot:4 1.2V ON 1.2V TBD TBD VCC5V0_SYS_S5 RK806_PLD04 0.5A VCCA_3V3_S0 Slot:5 3.0V ON 3.3V TBD TBD VCC5V0_SYS_S5 RK806_PLD05 0.3A VCCI0_SD_S0 Slot:5 3.3V ON 3.3V TBD TBD VCC5V0_SYS_S5 RK806_PLD06 0.3A VCCA1V8_PLD06_S3 Slot:3 1.8V ON 1.8V TBD TBD RK806_NLD01 0.3A VDD_0V75_S3 Slot:2 0.75V ON 0.75V TBD TBD VCC_1V1_NLDO RK806_NLD02 0.3A VDDA_DDR_PLL_S0 Slot:2 0.85V ON 0.85V DVFS	D
VCC5V0_SYS_S5 RK806_PLD04 0.5A VCCA_3V3_S0 Slot:5 3.0V ON 3.3V TBD TBD VCC5V0_SYS_S5 RK806_PLD05 0.3A VCCIO_SD_S0 Slot:5 3.3V ON 3.3V TBD TBD VCC5V0_SYS_S5 RK806_PLD06 0.3A VCCA1V8_PLD06_S3 Slot:3 1.8V ON 1.8V TBD TBD RK806_NLD01 0.3A VDD_0V75_S3 Slot:2 0.75V ON 0.75V TBD TBD VCC_1V1_NLD0 RK806_NLD02 0.3A VDDA_DDR_PLL_S0 Slot:2 0.85V ON 0.85V DVFS	D
VCCSV0_SYS_S5 RK806_PLD05 0.3A VCCIO_SD_S0 Slot:5 3.3V ON 3.3V TBD TBD VCC5V0_SYS_S5 RK806_PLD06 0.3A VCCA1V8_PLD06_S3 Slot:3 1.8V ON 1.8V TBD TBD RK806_NLD01 0.3A VDD_0V75_S3 Slot:2 0.75V ON 0.75V TBD TBD VCC_1V1_NLD0 RK806_NLD02 0.3A VDDA_DDR_PLL_S0 Slot:2 0.85V ON 0.85V DVFS DVFS DVFS DVFS DVFS TBD TBD TBD	D
VCC5V0_SYS_S5 RK806_PLD06 0.3A VCC1V8_PLD06_S3 Slot:3 1.8V ON 1.8V TBD TBD RK806_NLD01 0.3A VDD_0V75_S3 Slot:2 0.75V ON 0.75V TBD TBD VCC_1V1_NLD0 RK806_NLD02 0.3A VDD_DR_PLL_S0 Slot:2 0.85V ON 0.85V TBD TBD VCC_1V1_NLD0 TBD	D
RK806_NLD01 0.3A VDD_0V75_S3 Slot:2 0.75V ON 0.75V TBD TBD VCC_1V1_NLDO RK806_NLD02 0.3A VDDA_DDR_PLL_S0 Slot:2 0.85V ON 0.85V DVFS TBD TBD TBD	D
VCC_1V1_NLDO RK806_NLDO2 0.3A VDDA_DDR_PLL_S0 Slot:2 0.85V ON 0.85V TBD TBD	D
VCC_IVI_NLDO	D
	D
180 180 180 180 180 180 180 180 180 180	D
RK806_NLD04 0.5A VDDA_0V85_S0 Slot:2 0.85V ON 0.85V TBD TBD	D
VCC_1V1_NLDO	D
RK806_RESETn	
VCC5V0_SYS_S5 EXT BUCK 2A VDD2L_OV9_DDR_S3 Slot:5A 0.9V ON 0.9V TBD TBD	D
VCC5V0_SYS_S5 EXT BUCK 2A VCC_2V0_PLDO_S3 Slot:1 2.1V ON 2.0V TBD TBD	D
VCC5V0_SYS_S5 EXT BUCK 2A VCC_1V1_NLDO_S3 SIOt:1 1.1V ON 1.1V TBD TBD	D
VCC12V_DCIN EXT BUCK 5A VCC5V0_SYS_S5 Slot:0 5.0V ON 5.0V TBD TBD	D
VCC12V_DCIN EXT BUCK 3A VCC5V0_DEVICE_SO Slot:5A 5.2V ON 5.2V TBD TBD	D
VCC_3V3_S3 SWITCH 2A VCC_3V3_S0 Slot:5A 3.3V ON 3.3V TBD TBD	D
VCC_1V8_S3 SWITCH 2A VCC_1V8_S0 Slot:3A 1.8V ON 1.8V TBD TBD	D

Note:

The power suffix S0, S3 or S5 means:

S5: Keep power on during power down S3: Keep power on during sleeping

S0: Power off during sleeping

Note:

Peripherals connected to the GPIO of SOC need to consider the leakage between the GPIO of SOC and the Peripherals.


It is recommended to power on both the Peripherals's power supply and the SOC's GPIO power supply simultaneously.


IO Power Domain Map


IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	Operating Voltage
PMUIO0	Pin 2K11	1.8V Only	PMUIO0_VCC1V8	VCC_1V8	1.8V
PMUIO1	Pin 1U20	1.8V or 3.3V	PMUIO1_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIOO	Pin 1J20	1.8V Only	VCCIO0_VCC1V8	VCC_1V8	1.8V
VCCI01	Pin 2A8	1.8V or 3.3V	VCCIO1_VCC	VCC_1V8 VCC_3V3	1.8V/3.3V
VCCIO2	Pin 2A2	1.8V or 3.3V	VCCIO2_VCC	VCC_1V8 VCC_3V3	3.3V
VCCIO3	Pin 2B10	1.8V or 3.3V	VCCIO3_VCC	VCC_1V8 VCC_3V3	1.8V
VCCIO4	Pin 2A7	1.8V or 3.3V	VCCIO4_VCC	VCC_1V8 VCC_3V3	3.3V
VCCI05	Pin 2A4/2A5	1.8V or 3.3V	VCCIO5_VCC	VCC_1V8 VCC_3V3	1.8V
VCCI06	Pin 2N3	1.8V or 3.3V	VCCIO6_VCC	VCC_1V8 VCC_3V3	3.3V
VCCI07	Pin 2M3	1.2V or 1.8V	VCCIO7_VCC	VCC_1V2 VCC_1V8	1.2V


ІО Туре	Operating Voltage
1.8V Only	VCCIO*_VCC1V8=1.8V
1.2V or 1.8V	VCCIO*_VCC=1.2V or 1.8V
1.8V or 3.3V	VCCIO*_VCC=1.8V or 3.3V


STMSOM https://armsom.org/					
Project:	ARMSOM-CM5				
File:	Power Sequence and Map				
Date:	Tuesday, September 03, 2024			Rev:	V1.1
Designed by:	Park Reviewed by: <checker></checker>			Sheet:	2 of 20












RK3576 P(MIPI DPHY CSI RX) RK3576 O(MIPI DCPHY) Support MIPI DPHY CSI1: 1/2/4Lane Support MIPI DPHY CSI2: 1/2Lane Support: MIPI DPHY CSI1 2Lane + MIPI DPHY CSI2 2Lane MIPI DPHY CSI1/2 RX MIPI DCPHY DSI TX D-PHY:V2.0 2.5Gbps/Lane C-PHY:V1.1 1.7Gsps/Trio MIPI V1.2/2.5Gbps DPHY: Diff 100 Ohm ± 10% MIPI DPHY CSI1 RX DON [19] CPHY: Single 50 Ohm ± 10% MIPI_DPHY_CSI1_RX_DOP [19] MIPI_DPHY_CSI1_RX_DOP | MIPI DPHY DSI TX DON | MIPI CPHY DSI TX TRIOO A MIPI_DPHY_CSI1_RX_D1N | MIPI_DPHY_CSI1_RX_D1P | MIPI DPHY DSI TX DOP | MIPI CPHY DSI TX TRIOO MIPI_DPHY_CSI1_RX_D1P [19] MIPI_DPHY_DSI_TX_D1N [19] MIPI_DPHY_DSI_TX_D1P [19] MIPI DPHY DSI TX D1N | MIPI CPHY DSI TX TRIOO MIPI DPHY DSI TX D1P | MIPI CPHY DSI TX TRIO1 MIPI DPHY CSI1 RX CLKN | MIPI DPHY CSI1 RX CLKN [19] MIPI DPHY CSI1 RX CLKP [19] 1AC22 MIPI_DPHY_CSI1_RX_CLKP | MIPI DPHY DSI TX CLKN | MIPI CPHY DSI TX TRIO1 MIPI DPHY DSI TX CLKP | MIPI CPHY DSI TX TRIO1 MIPI_DPHY_DSI_TX_CLKP MIPI_DPHY_CSI1_RX_D2N | MIPI_DPHY_CSI2_RX_D0N MIPI_DPHY_CSI1_RX_D2P [19] MIPI DPHY CSI1 RX D2P | MIPI DPHY CSI2 RX D0P MIPI DPHY DSI TX D2N [19] MIPI_DPHY_DSI_TX_D2N | MIPI_CPHY_DSI_TX_TRIO2 MIPI DPHY DSI TX D2P [19] MIPI_DPHY_CSI1_RX_D3N [19] MIPI_DPHY_CSI1_RX_D3P [19] MIPI DPHY DSI TX D2P | MIPI CPHY DSI TX TRIO2 MIPI DPHY CSI1 RX D3N | MIPI DPHY CSI2 RX D1N MIPI DPHY CSI1 RX D3P | MIPI DPHY CSI2 RX D1N MIPI_DPHY_DSI_TX_D3N MIPI_DPHY_DSI_TX_D3N | MIPI_CPHY_DSI_TX_TRIO2_0 MIPI_DPHY_DSI_TX_D3P | NO_USI MIPI DPHY DSI TX D3P [19] | MIPI DPHY CSI2 RX CLKN MIDI DODHY OST RX D-PHY:V2.0 4.5Gbps/Lane C-PHY:V1.1 2.5Gsps/Trio MIPI DPHY CSIO: MIPI_DPHY_CSI1/2_RX_AVDD0V75 DPHY: Diff 100 Ohm ± 10% CPHY: Single 50 Ohm ± 10% C1500 C1501 Support 1/2/4Lane ___ 100nF X5R MIPI DPHY CSIO RX DON | MIPI CPHY CSI RX TRIOO A 6.3V MIPI DPHY CSIO RX DOP | MIPI CPHY CSI RX TRIOO B C0201 MIPI DPHY CSIO RX D1N | MIPI CPHY CSI RX TRIOO C MIPI DPHY CSIO RX D1P | MIPI CPHY CSI RX TRIO1 A MIPI_DPHY_CSI1/2_RX_AVDD1V8 OVCCA 1V8 SO C1502 AL22 AK22 1uF X5R MIPI DPHY CSIO RX CLKN | MIPI CPHY CSI RX TRIO1 B MIPI DPHY CSIO RX CLKP | MIPI CPHY CSI RX TRIO1 6.3V C0201 MIDI DPHY CST3/4 RX MIPI_DPHY_CSIO_RX_D2N | MIPI_CPHY_CSI_RX_TRIO2_A MIPI V1.2/2.5Gbps MIPI DPHY CSIO RX D2P | MIPI CPHY CSI RX TRIO2 E MIPI_DPHY_CSI3_RX_DON ✓MIPI DPHY CSI3 RX DON [19] MIPI_DPHY_CSI3_RX_DOP MIPT DPHY CST3 RX D1N MIPI_DPHY_CSI3_RX_D1P [19] MIPI DPHY CSI3 RX D1P C1503 1uF 1 2 X5R 6.3V C0201 MIPI DCPHY VRE ✓MIPI DPHY CSI3 RX CLKN [19] MIPI DPHY CSI3 RX CLKN | 0R 0VDDA 0V75_S0 MIPI DPHY CSI3 RX CLKP [19] MIPI_DCPHY_AVDD MIPI DPHY CSI3 RX CLKP C1504 C1505 C1905 R0201 R0201 VDDA_OV85_80 R 1uF 1uF X5R X5R MIPI DPHY CSI3 RX D2N | MIPI DPHY CSI4 RX D0N MIPI DPHY CSI3 RX D2P | MIPI DPHY CSI4 RX D0F 6.3V C0201 MIPI DPHY CSI3 RX D3N | MIPI DPHY CSI4 RX D1N MIPI DPHY CSI3 RX D3P | MIPI DPHY CSI4 RX D1P OVDDA 1V2 SO MIPI DCPHY AVDD1V2 C1506 DPHY: Diff 100 Ohm ± 10% | MIPI_DPHY_CSI4_RX_CLKN | MIPI_DPHY_CSI4_RX_CLKP 1uF C0201 OVDDA 0V75 S0 MIPI DPHY CSI3/4 RX AVDDOV75 C1507 C1508 100nF X5R 6.3V C0201 OVCCA_1V8_S0 MIPI DCPHY AVDD1V8 C1509 1uF BGA698 16R1X17R2X1R18 C020 OVCCA 1V8 SO MIPI_DPHY_CSI3/4_RX_AVDD1V8 C1510 __luF X5R № 6.3V C0201 BGA698 16R1X17R2X1R18 Support MIPI DPHY CSI3: 1/2/4Lane Support MIPI DPHY CSI4: 1/2Lane Support MIPI DPHY CSI3 2Lane + MIPI DPHY CSI4 2Lane Caps of between dashed red lines and U1000 Caps of between dashed red lines and U1000 should be placed under the U1000 package. should be placed under the U1000 package. mozmas 🥝 https://armsom.org/ Other caps should be placed close to the Other caps should be placed close to the ARMSOM-CM5 ■ U1000 package ■ U1000 package Project: RK3576-MIPI DSI/CSI Rev: V1.1 Sheet: 8 of 20 Designed by: Park Reviewed by: <Checker>

RK3576 Q(HDMI/eDP)




Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

https://armsom					,
Project:	ARMSOM-CM5				
File:	RK3576-HDMI/eDP				
Date:	Tuesday, September 03, 2024			Rev:	V1.1
Designed by:	Park Reviewed by: <checker> She</checker>				9 of 20

RK3576 N(PCIe/SATA/USB3)





Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


⊗ ar	msor	n	https://arms	om.org/	1	
Project:	ARMSOM-CM5					
File:	RK3576-PCIe/SATA/USB3					
Date:	Tuesday, September 03, 2024			Rev:	V1.1	
Designed by:	Park	Reviewed by:	Sheet:	10 of 20		























Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2024-04-19	Park	1: First version;	
V1.0	2024-05-09	Park	1: del same caps and L3900/L6600 Footprints change to IND_252012 for layout, 2: del wifi module SDIO&I2S series resistors for layout;	
V1.0	2024-05-30	Park	1. C3926/C3927/C3928/C3960/C3907 pcbpackge change small for layout; 2. L2305/L2307 pcbpackge change small for layout;	
V1.1	2024-08-27	Park	1.Wifi module=BL-M8852BS2 change to BW3752-50B1; change CN1: pin51&pin91 2. TF Card_DET: check Low change to Hight; 3. add hdmi circuit to mainboard;	

https://armsom.org/						
Project:	ARMSOM-CM5					
File:	History					
Date:	Tuesday, September 03, 2024			Rev:	V1.1	
Designed by:	Park Reviewed by: <checker></checker>			Sheet:	20 of 20	

5 4 3 2 1