


RK3576_O(MIPI DCPHY) RK3576 P(MIPI DPHY CSI RX) MIPI DPHY CSI1/2 RX MTPT V1 2/2 5Ghps MIPI DCPHY DSI TX MIPI_DPHY_CSI1_RX_DON MIPI_DPHY_CSI1_RX_DOP 4.5Gbps/Lane 5.7Gbps/Trio MIPI DPHY CSI1 RX DOP MIPI DPHY DSI TX DON | MIPI CPHY DSI TX TRIOO A MIPI DPHY DSI TX DOP | MIPI CPHY DSI TX TRIOO B MIPI DPHY CSI1 RX D1P MIPI DPHY DSI TX DOP [21] MIPI_DPHY_CSI1_RX_CLKN | MIPI_DPHY_CSI1_RX_CLKP | MIPI DPHY DSI TX D1N MIPI DPHY CSI1 RX CLKP [21] MIPI_DPHY_DSI_TX_D1N | MIPI_CPHY_DSI_TX_TRIO0 MIPI DPHY DSI TX D1P | MIPI CPHY DSI TX TRIO1 MIPI DPHY CSI1 RX D2N | MIPI DPHY CSI2 RX D0N MIPI DPHY DSI TX CLKN | MIPI CPHY DSI TX TRIO1 B MIPI DPHY DSI TX CLKP | MIPI CPHY DSI TX TRIO1 C MIPI_DPHY_CSI1_RX_D2P MIPI DPHY CSI2 RX D01 MIPI DPHY DSI TX CLKP MIPI_DPHY_CSI1_RX_D3N/CSI2_RX_D1N MIPI_DPHY_CSI1_RX_D3P/CSI2_RX_D1P MIPI_DPHY_CSI1_RX_D3N MIPI_DPHY_CSI1_RX_D3P MIPI DPHY DSI TX D2N | MIPI CPHY DSI TX TRIO2 MIPI DPHY DSI TX D2N MIPI DPHY DSI TX D2P MIPI DPHY DSI TX D2P | MIPI CPHY DSI TX TRIO2 | MIPI_DPHY_CSI2_RX_CLKN [21] MIPI_DPHY_CSI2_RX_CLKP [21] | MIPI_DPHY_CSI2_RX_CLKN | MIPI_DPHY_CSI2_RX_CLKP MIPI_DPHY_DSI_TX_D3N | MIPI_CPHY_DSI_TX_TRIO2_ MIPI DPHY DSI TX D3P MIPI DCPHY CSI RX C1500 C1501 OVDDA_0V75_S0 MIPI_DPHY_CSI1/2_RX_AVDD0V75 D-PHY: V2.0 4.5Gbps/Lane C-PHY:V1.1 5.7Gbps/Trio MIPI DPHY CSIO RX DON | MIPI CPHY CSI RX TRIOO A MIPI_DPHY_CSIO_RX_DOP | MIPI_CPHY_CSI_RX_TRIOO_B MIPI_DPHY_CSI1/2_RX_AVDD1V8 OVCCA 1V8 SO C1502 MIPI_DPHY_CSIO_RX_D1N | MIPI_CPHY_CSI_RX_TRIOO_C 1uF/10 MIPI DPHY CSIO RX D1P | MIPI CPHY CSI RX TRIO1 A MIPI DPHY CSI3/4 RX MIPI DPHY CSIO RX CLKN | MIPI CPHY CSI RX TRIO1 B MIPI DPHY CSIO RX CLKP | MIPI CPHY CSI RX TRIO1 C MIPI V1.2/2.5Gbps MIPI_DPHY_CSI3_RX_DON MIPI_DPHY_CSI3_RX_DOP MIPI DPHY CSI3 RX DON [21] MIPI DPHY CSI3 RX DOP MIPI DPHY CSIO RX D2P | MIPI CPHY CSI RX TRIO2 P MIPI_DPHY_CSIO_RX_D3N | MIPI_CPHY_CSI_RX_TRIO2_ MIPI_DPHY_CSIO_RX_D3P | NO_US MIPI_DPHY_CSI3_RX_D1N MIPI DPHY CSI3 RX D1P MIPI_DPHY_CSI3_RX_CLKN [21] MIPI_DPHY_CSI3_RX_CLKP [21] MIPI DPHY CSI3 RX CLKN | N7 MIPI DCPHY VREG C1503 1uF/10V C0201 MIPI DPHY CSI3 RX CLKP R1502 OR R0402 ✓MIPI DPHY CSI3 RX D2N/CSI4 RX D0N __OVDDA 0V75 S0 MIPI_DCPHY_AVDD MIPI_DPHY_CSI3_RX_D2N | MIPI_DPHY_CSI4_RX_D0 MIPI DPHY CSI3 RX D2P/CSI4 RX D0P R1503 NC/0R R0402 MIPI_DPHY_CSI3_RX_D2P | MIPI_DPHY_CSI4_RX_D0 1uF/10 1uF/10V __OVDDA 0V85 S0 MIPI DPHY CSI3 RX D3N | MIPI DPHY CSI4 RX D1 D-PHY 4.5Gbps & C-PHY 2.5Gsps 0.85V D-PHY 2.5Gbps & C-PHY 1.5Gsps 0.75V MIPI DPHY CSI3 RX D3P MIPI DPHY CSI4 RX D1 MIPI DPHY CSI4 RX CLKN [21] MIPI DPHY CSI4 RX CLKP [21] | MIPI_DPHY_CSI4_RX_CLKN | MIPI_DPHY_CSI4_RX_CLKP MIPI_DCPHY_AVDD1V2 OVDDA 1V2 SO C1506 1uF/10 MIPI DPHY CSI3/4 RX AVDDOV75 C1508 100nF/10V 1uF/10V MIPI_DCPHY_AVDD1V8 C1509 OVCCA 1V8 SO MIPI DPHY CSI3/4 RX AVDD1V8 C1510 BGA698 16R1X17R2X1R18 1nF/10 BGA698 16R1X17R2X1R18 Note: Caps of between dashed red lines and U1000 Caps of between dashed red lines and U1000 should be placed under the U1000 package. should be placed under the U1000 package. ● Other caps should be placed close to the Other caps should be placed close to the ■ U1000 package U1000 package noemre 🔁 https://armsom.org/ ArmSoM-Sige5 Project: RK3576-MIPI DSI/CSI Tuesday, May 21, 2024 Rev: V1.1 Reviewed by: <Checker> Sheet: 7 of 25

RK3576 Q(HDMI/eDP)

Note: HDMI 2.1 supports up to 4Kx2K@120Hz




Note:

Caps of between dashed red lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

https://armsom.org/								
Project:	ArmSoM-Sige5							
File:	RK3576-MIPI DSI/CSI							
Date:	Wednesday	, May 22, 2024	Rev:	V1.1				
Designed by:	Park	Reviewed by:	Sheet:	8 of 25				

RK3576 N(PCIe/SATA/USB3)




Note:


Caps of between dashed red lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


https://armsom.org/								
Project:	ArmSoM-Sige5							
File:	RK3576-PCIe/SATA/USB3							
Date:	Tuesday, M	lay 21, 2024	Rev:	V1.1				
Designed by:	Park	Reviewed by:	Sheet:	9 of 25				


5

























Nttps://armsom.org/							
Project:	ArmSol	ArmSoM-Sige5					
File:	HDMI_1	HDMI_TX0_WIFI					
Date:	Wednesd	Wednesday, May 22, 2024 Rev					
Designed by:	Park	Reviewed by:	Sheet:	17 of 25			






















Nation https://armsom.org/								
Project:	ArmSoM-	ArmSoM-Sige5						
File:	Ethernet-GMAC1							
Date:	Wednesday,	May 22, 2024	Rev:	V1.1				
Designed by:	Park	Reviewed by:	Sheet:	19 of 25				









CS1 MIPI





















MIPI_CSI1_RX_XVS	R6367 OB R0201	MIPI_CSI3_RX_XVS
MIPI CSI1 RX XHS	B6369 D0301	MIPI CSI3 RX XHS

DSI_MIPI













Sarmsom https://armsom.org/								
Project:	ArmSoM-Sige5							
File:	MIPI_RX_CSI/MIPI_DSI							
Date:	Wednesday, May 22, 2024 Rev: V1.1							
Designed by:	Park	Reviewed by:	Sheet:	21 of 25				











Sarmsom https://armsom.org/							
Project:	ArmSoM-Sige5						
File:	Power						
Date:	Wednesday, May 22, 2024 Rev: V1.1						
Designed by:	Park	Reviewed by:	Sheet:	24 of 25			

Revision History

Version	Date	Ву	Change Dsecription	Approved
V1.0	2024-03-27	SL Chen	First release;	
V1.1	2024-05-15	SL Chen	1.U1/U2 Pin5 connect to output; TF_DET_L connect to VCC_1V8_S3; J23 Pin2&Pin3 change position; 2.J25 MIPI_DPHY_CSI3_CAM_CLKOUT&MIPI_DPHY_CSI4_CAM_CLKOUT_CON change posi	tion;

⊗ ar	msor	n	https://arms	om.org/	1			
Project:	ArmSoM	ArmSoM-Sige5						
File:	Revision History							
Date:	Wednesday	, May 22, 2024	Rev:	V1.1				
Designed by:	Park	Reviewed by:	<checker></checker>	Sheet:	25 of 25			