## STM32MP15XXAC\_1DDR3Lx16

# Schematics not complete, only for layout example

#### Table of contents

Sheet 1: Project (this page)

Sheet 2: Top

Sheet 3: STM32 MPU I/Os

Sheet 4: Power MPU

Sheet 5: Power PMIC

Sheet 6: eMMC

Sheet 7: 1DDR3L\_16bits

U\_STM32MP15XXAC\_1DDR3Lx16-Top STM32MP15XXAC\_1DDR3Lx16-Top.SchDoc

#### Legend

General comment such as function title, configuration, ...

Text to be added to silkscreen

Warning text.

Notes to generate the board layout.

### Open Platform License Agreement

The Open Platform License Agreement ("Agreement") is a binding legal contract between you ("You")

and STMicroelectronics International N.V. ("ST"), a company incorporated under the laws of the Netherlands acting for the purpose of this Agreement through its Swiss branch 39, Chemin du

Champ des Filles, 1228 Plan-les-Ouates, Geneva, Switzerland.

By using the enclosed reference designs, schematics, PC board layouts, and documentation, in hardcopy

or CAD tool file format (collectively, the "Reference Material"), You are agreeing to be bound by


the terms and conditions of this Agreement. Do not use the Reference Material until You have read

and agreed to this Agreement terms and conditions. The use of the Reference Material automatically


implies the acceptance of the Agreement terms and conditions.

The complete Open Platform License Agreement can be found on www.st.com/opla.


	2MP15XXAC_1DDR3L:		
roject: STN			
ariant: Exa	mple		
levision: A	-01	Reference:	
ize: A4	Date: 06-JUN-19	Sheet: 1 of 7	life.augmented




Title: STM3	2MP15XXAC_1DDR3I	Lx16-TOP	
Project: STM32MP15XXAC_1DDR3Lx16			
Variant: Exa	mple		
Revision: A	01	Reference:	116-
Sizo: A4	Data: 06 ILIN 10	Shoot: 2 of 7	life.augmente




POWER - PMIC			
PWR_ON NRST	PWR_ON NRST		
PA0_WKUP	PA0_WKUP I2C4_SDA I2C4_SCL		




Title: MPU			
Project: STM32MP15XXAC_1DDR3Lx16			
Variant: Exa	mple		
Revision: A	-01	Reference:	116
Size: A3	Date: 06-JUN-19	Sheet: 3 of 7	life.augment




Title: Pow	er_MPU		
Project: S'	TM32MP15XXAC_1DD	R3Lx16	
Variant: E	xample		
Revision:	A-01	Reference:	
Size: A3	Date: 06-JUN-19	Sheet: 4 of 7	life.augmente




Title: Power	_PMIC		
Project: STM	I32MP15XXAC_1DDR;	BLx16	
Variant: Exa	mple		
Revision: A	-01	Reference:	116-
Size: A3	Date: 06-JUN-19	Sheet: 5 of 7	life.augme



Title: eMM0	2		
Project: STN	I32MP15XXAC_1DDR3	SLx16	
Variant: Exa	mple		
Revision: A	-01	Reference:	
Size: A3	Date: 06-JUN-19	Sheet: 6 of 7	life.augmented







Title: 1DDR	3L_16bits		
Project: STN	I32MP15XXAC_1DDR	3Lx16	
Variant: Exa	mple		
Revision: A	-01	Reference:	117
Size: A3	Date: 06-JUN-19	Sheet: 7 of 7	life.augme