## Weekly Report: Apr. 05 - Apr. 11

Syed Asad Alam

April 12, 2021

## Weekly Report

- ► All individual tests complete and design functionally correct
- MVAU Stream and Batch Units synthesized to check. No timing violations
- All hold violations removed
- New HLS test benches created to test for special cases of XNOR and 1-bit weight based SIMD processing
- Declaration of signed/unsigned weights generalized in config.h through gen\_weigths.py
- ► Test flow established for running HLS and RTL simulation/synthesis and comparison of performance. Data extracted and written to a CSV file
- Work on regression testing in progress using the test flow established