# MIPS Reference Sheet

_	31 26	25 21	20 16	15 11	10 6	5 0	_
	opcode	rs	rt	rd	shamt	funct	R-type
	opcode	rs	rt		immediate		I-type
	opcode			target			J-type

R[\$x] indicates the register with address x
BMEM indicates a byte aligned access to memory
HMEM indicates a half word aligned access to memory
WMEM indicates a word aligned access to memory

#### **Load and Store Instructions**

				Name	Mnemonic	RTL Description
100000	base	dest	signed offset	Load Byte	LB rt,offset(rs)	<pre>R[\$rt] = SignEXT(BMEM[(R[\$rs]+</pre>
100001	base	dest	signed offset	Load Halfword	LH rt,offset(rs)	R[\$rt] = SignEXT(HMEM[(R[\$rs]+SignEXT(imm))[31:1]])
100011	base	dest	signed offset	Load Word	LW rt,offset(rs)	R[\$rt] = WMEM[(R[\$rs] + SignEXT(imm))[31:2]]
100100	base	dest	signed offset	Load Byte Unsigned	LBU rt,offset(rs)	R[\$rt] = ZeroEXT(BMEM[(R[\$rs]+ SignEXT(imm))[31:0]])
100101	base	dest	signed offset	Load Halfword Unsigned	LHU rt,offset(rs)	R[\$rt] = ZeroEXT(HMEM[(R[\$rs]+SignEXT(imm))[31:1]])
101000	base	dest	signed offset	Store Byte	SB rt,offset(rs)	BMEM[(R[\$rs]+SignEXT(imm))[31:0]] = R[\$rt][7:0]
101001	base	dest	signed offset	Store Halfword	SH rt,offset(rs)	$ \begin{aligned} & \texttt{HMEM[(R[\$rs]+SignEXT(imm))[31:1]]} &= \\ & & \texttt{R[\$rt][15:0]} \end{aligned} $
101011	base	dest	signed offset	Store Word	SW rt,offset(rs)	

### **R-Type Computational Instructions**

							Name	Mnemonic	RTL Description
Ī	000000	000000	src	dest	shamt	000000	Shift Left Logical	SLL rd, rt, shamt	$R[\$rd] = R[\$rt] \ll shamt$
	000000	000000	src	dest	shamt	000010	Shift Right Logical	SRL rd, rt, shamt	R[\$rd] = R[\$rt] >> shamt
	000000	000000	src	dest	shamt	000011	Shift Right Arithmetic	SRA rd, rt, shamt	R[\$rd] = R[\$rt] >>> shamt
	000000	src1	src2	dest	000000	100000	Add (with overflow)	ADD rd, rs, rt	R[\$rd] = R[\$rs] + R[\$rt]
	000000	src1	src2	dest	000000	100001	Add Unsig. (no overflow)	ADDU rd, rs, rt	R[\$rd] = R[\$rs] + R[\$rt]
	000000	src1	src2	dest	000000	100010	Subtract	SUB rd, rs, rt	R[\$rd] = R[\$rs] - R[\$rt]
ı	000000	src1	src2	dest	000000	100011	Subtract Unsigned	SUBU rd, rs, rt	R[\$rd] = R[\$rs] - R[\$rt]
ı	000000	src1	src2	dest	000000	100100	And	AND rd, rs, rt	R[\$rd] = R[\$rs] & R[\$rt]
ı	000000	src1	src2	dest	000000	100101	Or	OR rd, rs, rt	$R[\$rd] = R[\$rs] \mid R[\$rt]$
ı	000000	src1	src2	dest	000000	100110	Xor	XOR rd, rs, rt	$R[\$rd] = R[\$rs] ^ R[\$rt]$
ı	000000	src1	src2	dest	000000	100111	Nor	NOR rd, rs, rt	$R[\$rd] = \sim R[\$rs] \& \sim R[\$rt]$
ı	000000	src1	src2	dest	000000	101010	Set Less Than	SLT rd, rs, rt	R[\$rd] = R[\$rs] < R[\$rt]
ľ	000000	src1	src2	dest	000000	101011	Set Less Than Unsig.	SLTU rd, rs, rt	R[\$rd] = R[\$rs] < R[\$rt]

## MIPS Reference Sheet

	31 26	25 21	20 16	5 1 5 1 1 1	. 10 6	5 0	_
I	opcode	rs	rt	rd	shamt	funct	R-type
I	opcode	rs	rt		immediate		I-type
	opcode			target			J-type

R[\$x] indicates the register with address x
BMEM indicates a byte aligned access to memory
HMEM indicates a half word aligned access to memory
WMEM indicates a word aligned access to memory

•				$\sim$			4	. •		-			tion	
•	- 1	W 71	$\mathbf{n}$	•	ami	~11	tai	- T	าทกไ		natu	110	tion	2
	_	•					121				11211			•
_	-	. , ,	•	$\overline{}$	UIII	Ju	•••		,,,,,,,,	_		u	CIUII	•

001001	src	dest	signed immediate
001010	src	dest	signed immediate
001011	src	dest	signed immediate
001100	src	dest	zero-ext. immediate
001101	src	dest	zero-ext. immediate
001110	src	dest	zero-ext. immediate
001111	00000	dest	zero-ext. immediate

Name	Mnemonic
Add Imm. Unsigned	ADDIU rt, rs, signe
Set Less Than Imm.	SLTI rt, rs, signed-in
Set Less Than Imm. Unsig.	SLTIU rt, rs, signed
And Immediate	ANDI rt, rs, zero-ex
Or Immediate	ORI rt, rs, zero-ext-
Xor Immediate	XORI rt, rs, zero-ex
Load Upper Imm.	LUI rt, zero-ext-im

Mnemonic	RTL Description
ADDIU rt, rs, signed-imm.	R[\$rt] = R[\$rs] + SignEXT(imm)
SLTI rt, rs, signed-imm.	R[\$rt] = R[\$rs] < SignEXT(imm)
SLTIU rt, rs, signed-imm.	R[\$rt] = R[\$rs] < SignEXT(imm)
ANDI rt, rs, zero-ext-imm.	R[\$rt] = R[\$rs] & ZeroEXT(imm)
ORI rt, rs, zero-ext-imm.	$R[\$rt] = R[\$rs] \mid ZeroEXT(imm)$
XORI rt, rs, zero-ext-imm.	$R[\$rt] = R[\$rs] ^ ZeroEXT(imm)$
LUI rt, zero-ext-imm.	$R[\$rt] = \{imm, 0x0000\}$

**RTL Description** 

R[31] = PC + 8;

Jumn	and	Rranch	Instructions	
Jump	anu	DI AIICH	THOU UCUUHO	

- 4							
	000010		Jump				
	000011		Jump and Link				
	000000	src	00000	00000 00000 001000			Jump Register
	000000	src	00000	dest	00000	001001	Jump and Link Register
	000100	src1	src2	signed offset			Branch On Equal
	000101	src1	src2		signed offset	Branch On Not Equal	
	000110	src	00000		signed offset	Branch On Less Than or Eq to Zero	
	000111	src	00000	signed offset			Branch on Greater than Zero
	000001	src	00000	signed offset			Branch on Less Than Zer
	000001	src	00001		signed offset		Branch on Greater than or Equal to Zero

Name	Mnemonic
Jump	J target
Jump and Link	JAL target
Jump Register	JR rs
Jump and Link Register	JALR rd, rs
Branch On Equal	BEQ rs, rt, offset
Branch On Not Equal	BNE rs, rt, offset
Branch On Less Than or Equal to Zero	BLEZ rs, offset
Branch on Greater than Zero	BGTZ rs, offset
Branch on Less Than Zero	BLTZ rs, offset

BGEZ rs, offset

PC =	R[\$rs]	
R[\$rc	1] = PC + 8;	
PC =	R[\$rs]	
PC =	PC + 4 + (R[\$rs] == R[\$rt]	
	SignEXT(imm) << 2 : 0)	
PC =	PC + 4 + (R[\$rs] != R[\$rt]	
	SignEXT(imm) << 2 : 0)	
PC =	PC + 4 + (R[\$rs] <= 0 ?	
	SignEXT(imm) << 2 : 0)	
PC =	PC + 4 + (R[\$rs] > 0 ?	
	SignEXT(imm) << 2 : 0)	
PC =	PC + 4 + (R[\$rs] < 0 ?	
	SignEXT(imm) << 2 : 0)	
PC =	PC + 4 + (R[\$rs] >= 0 ?	
	SignEXT(imm) << 2 : 0)	
	_	

PC = {PC[31:28], target, 00}

PC = {PC[31:28], target, 00}

### **Pseudoinstruction Set**

These are simple assembly language instructions that do not have a direct machine language equivalent. During assembly, the assembler translates each psedudoinstruction into one or more machine language instructions.

Name	Mnemonic
Branch Less Than	BLT rs, rt, label
Branch Greater Than	BGT rs, rt, label
Branch Less Than or Equal	BLE rs, rt, label
Branch Greater Than or Equal	BGE rs, rt, label
Load Immediate	li rd, immediate
Move	move rd, rs

RTL Description
if(R[\$rs] <r[\$rt]) pc="Label&lt;/td"></r[\$rt])>
II(K[\$IS]\K[\$IC]) PC = Label
if(R[\$rs]>R[\$rt]) PC = Label
$if(R[\$rs] \le R[\$rt])$ PC = Label
if(R[\$rs]>=R[\$rt]) PC = Label
R[\$rd] = immediate
R[\$rd] = R[\$rs]