RISC-V Assembly Language Programming

(Draft v0.1-50-g1334c4c)

John Winans jwinans@niu.edu

May 19, 2018

- 6 Copyright © 2018 John Winans
- 7 This document is made available under a Creative Commons Attribution 4.0 International License.
- 8 See Appendix D for more information.
- Download your own copy of this book from github here: https://github.com/johnwinans/rvalp.
- This document may contain inaccuracies or errors. The author provides no guarantee regarding the accuracy of this document's contents. If you discover that this document contains errors, please notify
- the author.

13

ARM® is a registered trademark of ARM Limited in the EU and other countries.

→ Fix Me:

Need to say something about trademarks for things mentioned in this text

Contents

16 Preface											
17	1	Intr	oduction			1					
18		1.1	The Digital Computer			1					
19			1.1.1 Storage Systems			1					
20			1.1.1.1 Volatile Storage			2					
21			1.1.1.2 Non-Volatile Storage			2					
22			1.1.2 CPU			2					
23			1.1.2.1 Execution Unit			2					
24			1.1.2.2 Arithmetic and Logic Unit			3					
25			1.1.2.3 Registers			3					
26			1.1.2.4 Harts			3					
27			1.1.3 Peripherals			3					
28		1.2	Instruction Set Architecture			4					
29			1.2.1 RV Base Modules			4					
30			1.2.2 Extension Modules			4					
31		1.3	How the CPU Executes a Program			4					
32			1.3.1 Instruction Fetch			5					
33			1.3.2 Instruction Decode			5					
34			1.3.3 Instruction Execute			5					
35	2	Nun	nbers and Storage Systems			6					
36		2.1	Boolean Functions			6					
37			2.1.1 NOT			6					
38			2.1.2 AND			7					
39			2.1.3 OR			7					
40			2.1.4 XOR			7					
41		2.2	Integers and Counting								
42			2.2.1 Converting Between Bases			10					
43			2.2.1.1 From Binary to Decimal			10					

44			2.2.1.2 From Binary to Hexadecimal	10
45			2.2.1.3 From Hexadecimal to Binary	10
46			2.2.1.4 From Decimal to Binary	11
47			2.2.1.5 From Decimal to Hex	11
48			2.2.2 Addition of Binary Numbers	11
49			2.2.3 Signed Numbers	12
50			2.2.3.1 Converting between Positive and Negative	12
51			2.2.4 Subtraction of Binary Numbers	13
52			2.2.5 Truncation and Overflow	14
53		2.3	Sign and Zero Extension	15
54		2.4	Shifting	15
55		2.5	Main Memory Storage	15
56			2.5.1 Memory Dump	15
57			2.5.2 Big Endian Representation	16
58			2.5.3 Little Endian Representation	16
59			2.5.4 Character Strings and Arrays	16
60			2.5.5 Context is Important!	16
61			2.5.6 Alignment	16
52			2.5.7 Instruction Alignment	16
	3	The	e Elements of a Assembly Language Program	18
63	J	3.1	Assembly Language Statements	18
64		3.2	Memory Layout	18
65		3.3	A Sample Program Source Listing	18
66		3.4	Running a Program With rvddt	19
67		0.4	tunning a rogram with rough	13
68	4	Usi	ng The RISC-V GNU Toolchain	22
69	5	Wri	iting RISC-V Programs	24
70		5.1	Use ebreak to Stop rvddt Execution	24
71		5.2	Using the addi Instruction	25
72			5.2.1 No Operation	26
73			5.2.2 Copying the Contents of One Register to Another	27
74			5.2.3 Setting a Register to Zero	28
75			5.2.4 Adding a 12-bit Signed Value	29
76		5.3	todo	29
77		5.4	Other Instructions With Immediate Operands	29
78		5.5	Transferring Data Between Registers and Memory	30
70		5.6	RR operations	30

80	5	5.7	Setting registers to large values using lui with addi $\dots \dots 3$	0
81	5	5.8	Labels and Branching	1
82	5	5.9	Relocation	1
83	5	5.10	Jumps	2
84	5	5.11	Pseudo Operations	2
85	5	5.12	The Linker and Relaxation	2
86	5	5.13	pic and nopic	3
87	6 I	RV3	2 Machine Instructions 3	4
88	6	5.1	Introduction	4
89	6	5.2	Conventions and Terminology	4
90			6.2.1 XLEN	4
91			6.2.2 sx(val)	4
92			6.2.3 zx(val)	5
93			6.2.4 zr(val)	5
94			6.2.5 Sign Extended Left and Zero Extend Right	6
95			6.2.6 m8(addr)	6
96			6.2.7 m16(addr)	7
97			6.2.8 m32(addr)	7
98			6.2.9 m64(addr)	7
99			6.2.10 m128(addr)	7
.00			6.2.11 .+offset	7
.01			6.2.12offset	7
.02			6.2.13 pc	7
.03			6.2.14 rd	7
.04			6.2.15 rs1	8
.05			6.2.16 rs2	8
.06			6.2.17 imm	8
.07			6.2.18 rsN[h:l]	8
.08	6	5.3	Addressing Modes	8
.09	6	5.4	Instruction Encoding Formats	8
10			6.4.1 U Type	8
.11			6.4.2 J Type	0
12			6.4.3 R Type	1
.13			6.4.4 I Type	1
14			6.4.5 S Type	1
15			6.4.6 B Type	1
16			6.4.7 CPU Registers	1

117	6.5	memory	42
118	6.6	RV32I Base Instruction Set	43
119		6.6.1 LUI rd, imm	43
120		6.6.2 AUIPC rd, imm	43
121		6.6.3 JAL rd, imm	44
122		6.6.4 JALR rd, rs1, imm	45
123		6.6.5 BEQ rs1, rs2, imm	46
124		6.6.6 BNE rs1, rs2, imm	47
125		6.6.7 BLT rs1, rs2, imm	47
126		6.6.8 BGE rs1, rs2, imm	47
127		6.6.9 BLTU rs1, rs2, imm	48
128		6.6.10 BGEU rs1, rs2, imm	48
129		6.6.11 LB rd, imm(rs1)	48
130		6.6.12 LH rd, imm(rs1)	49
131		6.6.13 LW rd, imm(rs1)	49
132		6.6.14 LBU rd, imm(rs1)	49
133		6.6.15 LHU rd, imm(rs1)	50
134		6.6.16 SB rs2, imm(rs1)	50
135		6.6.17 SH rs2, imm(rs1)	50
136		6.6.18 SW rs2, imm(rs1)	51
137		6.6.19 ADDI rd, rs1, imm	51
138		6.6.20 SLTI rd, rs1, imm	52
139		6.6.21 SLTIU rd, rs1, imm	52
140		6.6.22 XORI rd, rs1, imm	53
141		6.6.23 ORI rd, rs1, imm	53
142		6.6.24 ANDI rd, rs1, imm	54
143		6.6.25 SLLI rd, rs1, shamt	54
144		6.6.26 SRLI rd, rs1, shamt	54
145		6.6.27 SRAI rd, rs1, shamt	55
146		6.6.28 ADD rd, rs1, rs2	55
147		6.6.29 SUB rd, rs1, rs2	56
148		6.6.30 SLL rd, rs1, rs2	56
149		6.6.31 SLT rd, rs1, rs2	57
150		6.6.32 SLTU rd, rs1, rs2	57
151		6.6.33 XOR rd, rs1, rs2	58
152		6.6.34 SRL rd, rs1, rs2	58
153		6.6.35 SRA rd, rs1, rs2	59
154		6.6.36 OR rd, rs1, rs2	59

155			6.6.37 AND rd, rs1, rs2	. 60
156			6.6.38 FENCE predecessor, successor	. 60
157			6.6.39 FENCE.I	. 61
158			6.6.40 ECALL	. 61
159			6.6.41 EBREAK	. 61
160			6.6.42 CSRRW rd, csr, rs1	. 61
161			6.6.43 CSRRS rd, csr, rs1	. 62
162			6.6.44 CSRRC rd, csr, rs1	. 62
163			6.6.45 CSRRWI rd, csr, imm	. 63
164			6.6.46 CSRRSI rd, csr, rs1	. 63
165			6.6.47 CSRRCI rd, csr, rs1	. 63
166	6	3.7	RV32M Standard Extension	. 63
167			6.7.1 MUL rd, rs1, rs2	. 64
168			6.7.2 MULH rd, rs1, rs2	. 64
169			6.7.3 MULHS rd, rs1, rs2	. 64
170			6.7.4 MULHU rd, rs1, rs2	. 64
171			6.7.5 DIV rd, rs1, rs2	. 64
172			6.7.6 DIVU rd, rs1, rs2	. 65
173			6.7.7 REM rd, rs1, rs2	. 65
174			6.7.8 REMU rd, rs1, rs2	. 65
175	(6.8	RV32A Standard Extension	. 65
176	(3.9	RV32F Standard Extension	. 65
177	(6.10	RV32D Standard Extension	. 65
178	A 1	Insta	alling a RISC-V Toolchain	66
179	1	A.1	The GNU Toolchain	. 66
180	1	A.2	rvddt	. 67
181	B 1	Floa	ting Point Numbers	68
182]	B.1	IEEE-754 Floating Point Number Representation	. 68
183			B.1.1 Floating Point Number Accuracy	. 69
184			B.1.1.1 Powers Of Two	. 69
185			B.1.1.2 Clean Decimal Numbers	. 70
186			B.1.1.3 Accumulation of Error	. 71
187			B.1.2 Reducing Error Accumulation	. 72
188	C .	$f \Gamma he$	ASCII Character Set	74
189	(C.1	NAME	. 74
100	(2°	DESCRIPTION	74

191	C.2.1 Tables	76
192	C.3 NOTES	76
193	C.3.1 History	76
194	C.4 COLOPHON	76
195	D Attribution 4.0 International	77
196	Bibliography	81
197	Index	82
198	Glossary	85

Preface

I set out to this book because I couldn't find it in a single volume elsewhere.

The closest thing to what I sought when deciding to collect my thoughts into this document would be select portions of *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2*[1], The RISC-V Reader[2], and Computer Organization and Design RISC-V Edition: The Hardware Software Interface[3].

There are some terse guides around the Internet that are suitable for those that already know an assembly language. With all the (deserved) excitement brewing over system organization (and the need to compress the time out of university courses targeting assembly language programming [4]), it is no surprise that RISC-V texts for the beginning assembly programmer are not (yet) available.

When I got started in computing I learned how to count in binary in a high school electronics course using data sheets for integrated circuits such as the 74191[5] and 74154[6] prior to knowing that assembly language even existed.

I learned assembler from data sheets and texts (that are still sitting on my shelves) such as:

- The MCS-85 User's Manual [7]
- The EDTASM Manual[8]

212

213

214

215

216

217

218

219

- The MC68000 User's Manual [9]
- Assembler Language With ASSIST[10]
- IBM System/370 Principals of Operation[11]
- OS/VS-DOS/VSE-VM/370 Assembler Language[12]
- ... and several others

One way or another all of them discuss each CPU instruction in excruciating detail with both a logical and narrative description. For RISC-V this is also the case for the RISC-V Reader[2] and the Computer Organization and Design RISC-V Edition[3] books and is also present in this text (I consider that to be the minimal level of responsibility.)

Where I hope this text will differentiate itself from the existing RISC-V titles is in its attempt to address the needs of those learning assembly language for the first time. To this end I have primed this project with some of the material from old handouts I used when teaching assembly language programming in the late '80s.

Chapter 1

230

231

233

234

235

236

237

238

247

Introduction

At its core, a digital computer has at least one Central Processing Unit (CPU). A CPU executes a continuous stream of instructions called a program. These program instructions are expressed in what is called machine language. Each machine language instruction is a binary value. In order to provide a method to simplify the management of machine language programs a symbolic mapping is provided where a mnemonic can be used to specify each machine instruction and any of its parameters... rather than require that programs be expressed as a series of binary values. A set of mnemonics, parameters and rules for specifying their use for the purpose of programming a CPU is called an Assembly Language.

1.1 The Digital Computer

- There are different types of computers. A *digital* computer is the type that most people think of when they hear the word *computer*. Other varieties of computers include *analog* and *quantum*.
- A digital computer is one that that processes data that are represented using numeric values (digits), most commonly expressed in binary (ones and zeros) form.
- This text focuses on digital computing.
- A typical digital computer is composed of storage systems (memory, disc drives, USB drives, etc.), a CPU (with one or more cores), input peripherals (a keyboard and mouse) and output peripherals (display, printer or speakers.)

1.1.1 Storage Systems

- ²⁴⁸ Computer storage systems are used to hold the data and instructions for the CPU.
- Types of computer storage can be classified into two categories: volatile and non-volatile.

1.1.1.1 Volatile Storage

250

269

276

277

278

279

281

282

283

register CPU

- Volatile storage is characterized by the fact that it will lose its contents (forget) any time that it is 251 powered off. 252
- One type of volatile storage is provided inside the CPU itself in small blocks called registers. These 253 registers are used to hold individual data values that can be manipulated by the instructions that are 254 executed by the CPU. 255
- Another type of volatile storage is main memory. Main memory is connected to a computer's CPU 256 and is used to hold the data and instructions that can not fit into the CPU registers. 257
- Typically, a CPU's registers can hold tens of data values while the main memory can contain many 258 billions of data values. 259
- To keep track of the data values, each register is assigned a number and the main memory is broken 260 up into small blocks called bytes that are also each assigned number called an address (an address is 261 often referred to as a location. 262
- A CPU can process data in a register at a speed that can be an order of magnitude faster than the 263 rate that it can process (specifically, transfer data and instructions to and from) the main memory. 264
- Register storage costs an order of magnitude more to manufacture than main memory. While it is desirable to have many registers the economics dictate that the vast majority of volatile computer 266 storage be provided in its main memory. As a result, optimizing the copying of data between the 267 registers and main memory is a desirable trait of good programs. 268

Non-Volatile Storage 1.1.1.2

- Non-volatile storage is characterized by the fact that it will NOT lose its contents when it is powered 270 off. 271
- Common types of non-volatile storage are disc drives, flash cards and USB drives. Prices can vary 272 widely depending on size and transfer speeds. 273
- It is typical for a computer system's non-volatile storage to operate more slowly than its main memory. 274
- This text is not particularly concerned with non-volatile storage. 275

1.1.2 **CPU**

The CPU is a collection of registers and circuitry designed manipulate the register data and to Fix Me: exchange data and instructions with the storage system. The instructions that are read from the main memory tell the CPU to perform various mathematic and logical operations on the data in its registers and where to save the results of those operations.

Add a block diagram of the CPU components described

1.1.2.1 Execution Unit

The part of a CPU that coordinates all aspects of the operations of each instruction is called the execution unit. It is what performs the transfers of instructions and data between the CPU and

the main memory and tells the registers when they are supposed to either store or recall data being transferred. The execution unit also controls the ALU (Arithmetic and Logic Unit).

ALU register hart

1.1.2.2 Arithmetic and Logic Unit

When an instruction manipulates data by performing things like an *addition*, *subtraction*, *comparison* or other similar operations, the ALU is what will calculate the sum, difference, and so on... under the control of the execution unit.

1.1.2.3 Registers

284

285

286

290

303

310

In the RV32 CPU there are 31 general purpose registers that each contain 32 bits (where each bit is one binary digit value of one or zero) and a number of special-purpose registers. Each of the general purpose registers is given a name such as x1, x2, ... on up to x31 (general purpose refers to the fact that the CPU itself does not prescribe any particular function to any these registers.) Two important special-purpose registers are x0 and pc.

Register x0 will always represent the value zero or logical *false* no matter what. If any instruction tries to change the value in x0 the operation will fail. The need for *zero* is so common that, other than the fact that it is hard-wired to zero, the x0 register is made available as if it were otherwise a general purpose register.¹

The pc register is called the *program counter*. The CPU uses it to remember the memory address where its program instructions are located.

The number of bits in each register is defined by the Instruction Set Architecture (ISA).

Fix Me:

Say something about XLEN?

1.1.2.4 Harts

Analogous to a *core* in other types of CPUs, a *hart* (hardware thread) in a RISC-V CPU refers to the collection of 32 registers, instruction execution unit and ALU.[1, p. 20]

When more than one hart is present in a CPU, a different stream of instructions can be executed on each hart all at the same time. Programs that are written to take advantage of this are called multithreaded.

This text will primarily focus on CPUs that have only one hart.

1.1.3 Peripherals

A peripheral is a device that is not a CPU or main memory. They are typically used to transfer information/data into and out of the main memory.

This text is not particularly concerned with the peripherals of a computer system other than in those sections where instructions are discussed whose purpose is to address the needs of a peripheral device.

Such instructions are used to initiate, execute and/or synchronize data transfers.

¹Having a special *zero* register allows the total set of instructions that the CPU can execute to be simplified. Thus reducing its complexity, power consumption and cost.

Instruction Set Architecture 1.2

ISA RV32I RV32M

The catalog of rules that describes the details of the instructions and features that a given CPU 317 provides is called its Instruction Set Architecture (ISA). 318

RV32A RV32F RV32D

An ISA is typically expressed in terms of the specific meaning of each binary instruction that a CPU 319 320

RV32Q

can recognize and how it will process each one.

RV32C RV32G

The RISC-V ISA is defined as a set of modules. The purpose of dividing the ISA into modules is to 321 allow an implementer to select which features to incorporate into a CPU design.[1, p. 4]

instruction cycle

Any given RISC-V implementation must provide one of the base modules and zero or more of the 323

1.2.1RV Base Modules

extension modules.[1, p. 4]

316

322

324

331

338

- The base modules are RV32I (32-bit general purpose), RV32E (32-bit embedded), RV64I (64-bit 326 general purpose) and RV128I (128-bit general purpose).[1, p. 4] 327
- These base modules provide the minimal functional set of integer operations needed to execute a useful application. The differing bit-widths address the needs of different main-memory sizes. 329
- This text primarily focuses on the RV32I base module and how to program it. 330

1.2.2**Extension Modules**

- RISC-V extension modules may be included by an implementer interested in optimizing a design for 332 one or more purposes.[1, p. 4] 333
- Available extension modules include M (integer math), A (atomic), F (32-bit floating point), D (64-bit 334 floating point), Q (128-bit floating point), C (compressed size instructions) and others. 335
- The extension name G is used to represent the combined set of IMAFD extensions as it is expected 336 to be a common combination. 337

How the CPU Executes a Program 1.3

- The process of executing a program is continuously repeating series of instruction cycles that are each 339 comprised of a fetch, decode and execute phase. 340
- The current status of a CPU hart is entirely embodied in the data values that are stored in its registers 341 at any moment in time. Of particular interest to an executing a program is the pc register. The pc 342 contains the memory address containing the instruction that the CPU is currently executing.² 343
- For this to work, the instructions to be executed must have been previously stored in adjacent main 344 memory locations and the address of the first instruction placed into the pc register. 345

²In the RISC-V ISA the pc register points to the *current* instruction where in most other designs, the pc register points to the next instruction.

1.3.1 Instruction Fetch

346

358

instruction fetch instruction decode instruction execute

- In order to *fetch* an instruction from the main memory the CPU must have a method to identify which instruction should be fetched and a method to fetch it.
- Given that the main memory is broken up and that each of its bytes is assigned an address, the pc is used to hold the address of the location where the next instruction to execute is located.
- Given an instruction address, the CPU can request that the main memory locate and return the value of the data stored there using what is called a *memory read* operation and then the CPU can treat that *fetched* value as an instruction and execute it.³

1.3.2 Instruction Decode

Once an instruction has been fetched, it must be inspected to determine what operation(s) are to be performed. This primairly boils down to inspecting the portions of the instruction that dictate which registers are involved and, if the ALU is required, what it should do.

1.3.3 Instruction Execute

- Typical instructions do things like add a number to the value currently stored in one of the registers or store the contents of a register into the main memory at some given address.
- Also part of every instruction is a notion of what should be done next.
- Most of the time an instruction will complete by indicating that the CPU should proceed to fetch and execute the instruction at the next larger main memory address. In these cases the pc is incremented to point to the memory address after the current instruction.
- Any parameters that an instruction requires must either be part of the instruction itself or read from (or stored into) one or more of the general purpose registers.
- Some instructions can specify that the CPU proceed to execute an instruction at an address other than the one that follows itself. This class of instructions have names like *jump* and *branch* and are available in a variety of different styles.
- The RISC-V ISA uses the word *jump* to refer to an *unconditional* change in the sequential processing of instructions and the word *branch* to refer to a *conditional* change.
- For example, a (conditional) branch instruction might instruct the CPU to proceed to the instruction at the next main memory address if the value in register number 8 is currently less than the value in register number 24 but otherwise proceed to an instruction at a different address when it is not. This type of instruction can therefore result in having one of two different actions pending the resulting condition of the comparison.⁴
- Once the instruction execution phase has completed, the next instruction cycle will be performed using the new value in the pc register.

 $^{^3}$ RV32I instructions are more than one byte in size, but this general description is suitable for now.

⁴This is the fundamental method used by a CPU to make decisions.

Chapter 2

Numbers and Storage Systems

- This chapter discusses how data are represented and stored in a computer.
- In the context of computing, boolean refers to a condition that can be either true and false and binary 382 refers to the use of a base-2 numeric system to rpresent numbers.
- RISC-V assembly language uses binary to represent all values, be they boolean or numeric. It is the context within which they are used that determines whether they are boolean or numeric. 385
- RISC-V assembly language uses zero to represent *false* and one to represent *true*. In general, however, it is useful to relax this and define zero and only zero to be false and anything that is not false is 387 therefore $true.^1$
- The reason for this relaxation is because, while a single binary digit (bit) can represent the two values > Fix Me: 389 zero and one, the vast majority of the time data is processed by the CPU in groups of bits. These 390 groups have names like byte, halfword and fullword. 391

Add some diagrams here showing bits, bytes and the MSB, LSB,... perhaps relocated from the RV32I chapter?

Boolean Functions 2.1

Boolean functions apply on a per-bit basis. When applied to multi-bit values, each bit position is Fix Me: 393 operated upon independently of the other bits.

Probably should add basic truth table diagrams.

NOT 2.1.1

392

401

- The NOT operator applies to a single operand and represents the opposite of the input.
- If the input is 1 then the output is 0. If the input is 0 then the output is 1. In other words, the output 397 value is *not* that of the input value.
- This text will use the operator used in the C language when discussing the NOT operator in symbolic form. Specifically the tilde: "." 400

Fix Me:

Need to define unary, binary and ternary operators without confusing binary operators with binary numbers

^{~ 1 1 1 1 0 1 0 1 &}lt;== A

¹This is how true and false behave in C, C++, and many other languages as well as the common assembly language idioms discussed in this text.

In a line of code the above might read like this: output = ~A

2.1.2 AND

- The boolean *and* function has two or more inputs and the output is a single bit. The output is 1 if and only if all of the input values are 1. Otherwise it is 0.
- This text will use the operator used in the C language when discussing the *AND* operator in symbolic form. Specifically the ampersand: '&'.
- This function works like it does in spoken language. For example if A is 1 *AND* B is 1 then the output is 1 (true). Otherwise the output is 0 (false). For example:

In a line of code the above might read like this: output = A & B

417 2.1.3 OR

- The boolean *or* function has two or more inputs and the output is a single bit. The output is 1 if at least one of the input values are 1.
- This text will use the operator used in the C language when discussing the OR operator in symbolic form. Specifically the pipe: '|'.
- This function works like it does in spoken language. For example if A is 1 OR B is 1 then the output is 1 (true). Otherwise the output is 0 (false). For example:

In a line of code the above might read like this: output = A | B

2.1.4 XOR

428

429

- The boolean *exclusive or* function has two or more inputs and the output is a single bit. The output is 1 if only an odd number of inputs are 1. Otherwise the output will be 0.
- This text will use the operator used in the C language when discussing the *XOR* operator in symbolic form. Specifically the carrot: '^'.

Note that when XOR is used with two inputs, the output is set to 1 (true) when the inputs have different values and 0 (false) when the inputs both have the same value.

436 For example:

441

442

443

444

457

458

460

461

462

463

464

In a line of code the above might read like this: output = A ^ B

2.2 Integers and Counting

A binary integer is constructed with only 1s and 0s in the same manner as decimal numbers are constructed with values from 0 to 9.

Counting in binary (base-2) uses the same basic rules as decimal (base-10). The difference comes in when we consider that there are ten decimal digits and only two binary digits. Therefore, in base-10, we must carry when adding one to nine (because there is no digit representing a ten) and, in base-2, we must carry when adding one to one (because there is no digit representing a two.)

Figure 2.1 shows an abridged table of the decimal, binary and hexadecimal values ranging from 0_{10} to 129_{10} .

One way to look at this table is on a per-row basis where each place value is represented by the base raised to the power of the place value position (shown in the column headings.) This is useful when converting arbitrary values between bases. For example to interpret the decimal value on the fourth row:

$$0 \times 10^2 + 0 \times 10^1 + 3 \times 10^0 = 3_{10} \tag{2.2.1}$$

Interpreting the binary value on the fourth row by converting it to decimal:

$$0 \times 2^7 + 0 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 3_{10}$$
 (2.2.2)

Interpreting the hexadecimal value on the fourth row by converting it to decimal:

$$0 \times 16^1 + 3 \times 16^0 = 3_{10} \tag{2.2.3}$$

Decimal						Bina	ary				Н	ex
10^{2}	10^{1}	10^{0}	2^{7}	2^{6}	2^5	2^4	2^3	2^2	2^1	2^{0}	16^{1}	16^{0}
100	10	1	128	64	32	16	8	4	2	1	16	1
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	1	0	1
0	0	2	0	0	0	0	0	0	1	0	0	2
0	0	3	0	0	0	0	0	0	1	1	0	3
0	0	4	0	0	0	0	0	1	0	0	0	4
0	0	5	0	0	0	0	0	1	0	1	0	5
0	0	6	0	0	0	0	0	1	1	0	0	6
0	0	7	0	0	0	0	0	1	1	1	0	7
0	0	8	0	0	0	0	1	0	0	0	0	8
0	0	9	0	0	0	0	1	0	0	1	0	9
0	1	0	0	0	0	0	1	0	1	0	0	a
0	1	1	0	0	0	0	1	0	1	1	0	b
0	1	2	0	0	0	0	1	1	0	0	0	c
0	1	3	0	0	0	0	1	1	0	1	0	d
0	1	4	0	0	0	0	1	1	1	0	0	e
0	1	5	0	0	0	0	1	1	1	1	0	f
0	1	6	0	0	0	1	0	0	0	0	1	0
0	1	7	0	0	0	1	0	0	0	1	1	1
	•••											
1	2	5	0	1	1	1	1	1	0	1	7	d
1	2	6	0	1	1	1	1	1	1	0	7	e
1	2	7	0	1	1	1	1	1	1	1	7	f
1	2	8	1	0	0	0	0	0	0	0	8	0

Figure 2.1: Counting in decimal, binary and hexadecimal.

- Another item worth noting is that any even binary number will always have a 0 LSB and odd numbers will always have a 1 LSB.
- 467 As is customary in decimal, leading zeros are sometimes not shown for readability.
- The relationship between binary and hex values is also worth taking note. Because $2^4 = 16$, there is a clean and simple grouping of 4 bits to 1 hit. There is no such relationship between binary and decimal.
- Writing and reading numbers in binary that are longer than 8 bits is cumbersome and prone to error.

 The simple conversion between binary and hex makes hex a convenient shorthand for expressing binary values in many situations.
- For example, consider the following value expressed in binary, hexadecimal and decimal (spaced to show the relationship between binary and hex):

 476
 Binary value:
 0010 0111 1011 1010 1100 1100 1111 0101

 477
 Hex Value:
 2 7 B A C C F 5

 478
 Decimal Value:
 666553589

Empirically we can see that grouping the bits into sets of four allows an easy conversion to hex and expressing it as such is $\frac{1}{4}$ as long as in binary while at the same time allowing for easy conversion back to binary.

The decimal value in this example does not easily convey a sense of the binary value.

2.2.1 Converting Between Bases

2.2.1.1 From Binary to Decimal

- Alas, it is occasionally necessary to convert between decimal, binary and/or hex.
- To convert from binary to decimal, put the decimal value of the place values ... 8 4 2 1 over the binary digits like this:

```
488 128 64 32 16 8 4 2 1
489 0 0 0 1 1 0 1 1
```

- Now sum the place-values that are expressed in decimal for each bit with the value of 1: 16+8+2+1.
- The integer binary value 00011011_2 represents the decimal value 27_{10} .

492 2.2.1.2 From Binary to Hexadecimal

- Conversion from binary to hex involves grouping the bits into sets of four and then performing the same summing process as shown above. If there is not a multiple of four bits then extend the binary
- to the left with zeros to make it so.
- Grouping the bits into sets of four and summing:

```
8 4 2 1
     Place:
                                  8 4 2 1
                                                8 4 2 1
                                                             8 4 2 1
497
                     0 1 1 0
                                  1 1 0 1
                                                1 0 1 0
                                                             1 1 1 0
     Binary:
     Decimal:
                                                    2
                                                            8+4+2
                        4+2
                            =6
                                        1=13
                                               8+
                                                      =10
499
```

- After the summing, convert each decimal value to hex. The decimal values from 0–9 are the same values in hex. Because we don't have any more numerals to represent the values from 10-15, we use the first 6 letters (See the right-most column of Figure 2.1.) Fortunately there are only six hex mappings
- involving letters. Thus it is reasonable to memorize them.
- 504 Continuing this example:

507

505	Decimal:	6	13	10	14
506	Hex:	6	D	Α	Ε

2.2.1.3 From Hexadecimal to Binary

- Again, the four-bit mapping between binary and hex makes this task as straight forward as using a look-up table.
- For each hit (Hex digIT), translate it to its unique four-bit pattern. Perform this task either by memorizing each of the 16 patterns or by converting each hit to decimal first and then converting

each four-bit binary value to decimal using the place-value summing method discussed in subsubsection 2.2.1.1.

For example:

519

523

525

540

546

```
C
     Hex:
                        4
515
                        0
                                0
                                         1 1 0 0
                            1
                                   0
516
     Binary:
     Decimal:
                      128 64 32 16
                                         8 4 2 1
517
                           64+
     Sum:
                                         8+4
                                                     = 76
```

2.2.1.4 From Decimal to Binary

To convert arbitrary decimal numbers to binary, extend the list of binary place values until it exceeds the value of the decimal number being converted. Then make successive subtractions of each of the place values that would yield a non-negative result.

For example, to convert 1234_{10} to binary:

```
Place values: 2048-1024-512-256-128-64-32-16-8-4-2-1
```

```
0
                        2048
                                     (too big)
526
               1234 - 1024 = 210
          1
527
          0
                        512
                                     (too big)
528
          0
                        256
                                     (too big)
529
                210 - 128
          1
                              = 82
530
                 82 - 64
                              = 18
          1
          0
                        32
                                     (too big)
532
                 18 -
                        16
                              = 2
          1
533
                                     (too big)
          0
                        8
534
                        4
                                     (too big)
          0
535
                        2
          1
536
          0
                        1
537
                                     (too big)
```

The answer using this notation is listed vertically in the left column with the MSB on the top and the LSB on the bottom line: 010011010010₂.

2.2.1.5 From Decimal to Hex

Conversion from decimal to hex can be done by using the place values for base-16 and the same math as from decimal to binary or by first converting the decimal value to binary and then from binary to hex by using the methods discussed above.

Because binary and hex are so closely related, performing a conversion by way of binary is quite straight forward.

2.2.2 Addition of Binary Numbers

The addition of binary numbers can be performed long-hand the same way decimal addition is taught in grade school. In fact binary addition is easier since it only involves adding 0 or 1.

The first thing to note that in any number base 0+0=0, 0+1=1, and 1+0=1. Since there is no "two" in binary (just like there is no "ten" decimal) adding 1+1 results in a zero with a carry as in: $1+1=10_2$ and in: $1+1+1=11_2$. Using these five sums, any two binary integers can be added.

For example:

558

567

580

2.2.3 Signed Numbers

There are multiple methods used to represent signed binary integers. The method used by most modern computers is called "two's complement."

A two's complement number is encoded in such a manner as to simplify the hardware used to add, subtract and compare integers.

A simple method of thinking about two's complement numbers is to negate the place value of the MSB. For example, the number one is represented the same as discussed before:

```
565 -128 64 32 16 8 4 2 1
566 0 0 0 0 0 0 0 1
```

The MSB of any negative number in this format will always be 1. For example the value -1_{10} is:

This format has the virtue of allowing the same addition logic discussed above to be used to calculate -1+1=0.

```
-128 64 32 16
                         8
                            4
                               2
                                   1 <== place value
573
                         1
                            1
                                   0 <== carries</pre>
               1
                  1
                     1
                               1
574
                                   1 \leq = addend(-1)
                         1
                            1
                               1
575
                     0
                         0
                            0
                               0
                                   1 <== addend (1)
577
        1 0 0 0 0 0 0 0 <== sum (0 with an overflow)
578
```

In order for this to work, the overflow carry out of the sum of the MSBs is ignored.

2.2.3.1 Converting between Positive and Negative

Changing the sign on two's complement numbers can be described as inverting all of the bits (which is also known as the one's complement) and then add one.

For example, inverting the number four:

```
-128 64 32 16
                      8
                           4
                              2
                                 1
                 0
                    0
                        0
                           1
                              0
                                 0 <== 4
585
                                    <== carries
587
                           1
                              1
                           0
                              1
                                 1 <== one's complement of 4
588
                    0
                        0
                           0
                              0
         + 0
              0
                 0
                                 1 <== plus 1
              1 1 1 1 0 0 <== -4
591
```

This can be verified by adding 5 to the result and observe that the sum is 1:

```
-128 64 32 16
                          8
                                 2
593
                1
                   1
                       1
                          1
                                        <== carries
                   1
                       1
                          1
                              1
                                  0
                                     0 <== -4
                0
                   0
                       0
                          0
                                 0
                              1
                                     1
                                       <== 5
596
597
                          0
            0
                0
                  0
                      0
                             0
                                 0
```

Note that the changing of the sign using this method is symmetric in that it is identical when converting from negative to positive and when converting from positive to negative: flip the bits and add 1.

For example, changing the value -4 to 4 to illustrate the reverse of the conversion above:

```
-128 64 32 16
                       8
                           4
                               2
                                  1
                        1
                            1
                               0
                                  0 <== -4
                 1
                     1
603
                               1
                                     <== carries
605
                     0
                        0
                            0
                                  1 \le one's complement of -4
           0
              0
                  0
                               1
                  0
                     0
                        0
                            0
                               0
                                    <== plus 1
                                  1
607
              0
                 0
                    0 0
                          1 0 0 <== 4
609
```

2.2.4 Subtraction of Binary Numbers

Subtraction of binary numbers is performed by first negating the subtrahend and then adding the two numbers. Due to the nature of two's complement numbers this will work for both signed and unsigned numbers.

To calculate -4 - 8 = -12

```
-128 64 32 16
                          8
                                  2
                                     1
615
                          1
                                 0
                                     0 <== -4
                1
                   1
                       1
                              1
            1
                       0
                              0
                                  0
                                     0
617
619
                              1
                                 1
                                        <== carries
            1 1 1 1
                          0
                              1 1 1 \leftarrow one's complement of -8
621
```

Fix Me:

This section needs more examples of subtracting signed an unsigned numbers and a discussion on how signedness is not relevant until the results are interpreted. For example adding -4+-8=-12 using two 8-bit numbers is the same as adding 252+248=500 and truncating the result to 244.

```
0 0
                                   1 <== plus 1
622
                            0
                               0
623
                            0
                                0
                                    0 <== -8
                  1
                     1
                        1
625
            1
               1
                   1
                                        == carries
627
               1
                   1
                      1
                          1
                             1
                                 0
629
630
              1 1 1 0
                            1
                                0
                                    0 < == -12
631
```

2.2.5 Truncation and Overflow

Discuss the details of truncation and overflow here.

I prefer to define *truncation* as the loss of data as result of the bit-length of the destination being too small to hold result of an operation and *overflow* as when the carry into a sign bit is not the same as the carry out of the sign bit.

the carry out of the sign bit.

Where addition and subtraction on the RV32 is concerned, the sum or difference of two unsigned 32-bit numbers will be truncated when the operation results in a carry out of bit 31. Unsinged operations

(show a truncation picture here)

can not overflow (as defined above).

632

633

637

638

639

653

654

655

656

658

660

An Overflow occurs with signed numbers when the two addends are positive and sum is negative or the addends are both negative and the sum is positive.

(show an overflow picture here)

(show mixed overflow and truncation situations here to drive home the need to ignore truncation when dealing with signed numbers.)

0xffffffff + 0x000000002 has truncation but not overflow (OK for signed, not OK for unsigned).

0xfffffff + 0xfffffffe also has truncation but not overflow.

0x400000000 + 0x400000000 has overflow but not truncation. (We care if are signed numbers.)

0x800000000 + 0x800000000 has both overflow and truncation. (we care regardless of signedness)

Where subtraction is concerned the notion of a borrow is the same as carry.

Page 13 of [1] mixes these two notions of (and never mentions the word truncate) like this:

We did not include special instruction set support for overflow checks on integer arithmetic operations in the base instruction set, as many overflow checks can be cheaply implemented using RISC-V branches. Overflow checking for unsigned addition requires only a single additional branch instruction after the addition: add t0, t1, t2; bltu t0, t1, overflow.

For signed addition, if one operand's sign is known, overflow checking requires only a single branch after the addition: addi t0, t1, +imm; blt t0, t1, overflow. This covers the common case of addition with an immediate operand.

For general signed addition, three additional instructions after the addition are required, leveraging the observation that the sum should be less than one of the operands if and

➤ Fix Me:

This chapter should be made consistent in its use of truncation and overflow as occur with signed and unsigned addition and subtraction.

→ Fix Me:

I think that overloading the word overflow like this can be is confusing to new programmers.

only if the other operand is negative. 661

```
add t0, t1, t2
          slti t3, t2, 0
663
          slt t4, t0, t1
          bne t3, t4, overflow
```

In RV64, checks of 32-bit signed additions can be optimized further by comparing the results of ADD and ADDW on the operands. 667

2.3Sign and Zero Extension

Seems like a good place to discuss extension.

Fix Me:

Refactor the sx() and zx()discussion in the RV32I chapter and locate the details here.

2.4 Shifting

- Seems like a good place to discuss logical and arithmetic shifting. 671
- shift left logical
- shift right logical 673

678

shift right arithmetic 674

2.5Main Memory Storage

When transferring data between its registers registers and main memory a RISC-V system uses the Fix Me: 676 little-endian byte order.² 677

Consider refactoring the memory discussion in RV32 reference chapter and placing some of it in this section.

Memory Dump 2.5.1

Introduce the memory dump and how to read them here. 679

Listing 2.1: rvddt_memdump.out rvddt memory dump

```
ddt > d 0x00002600
      00002600: 93 05 00 00 13 06 00 00-93 06 00 00 13 07 00 00 *.......
682 2
      00002610: 93 07 00 00 93 08
                                  d0
                                     05-73 00 00 00 63 54
                                                          05
                                                             02 *....s...cT...*
683 3
684 4
      00002620: 13 01 01 ff 23 24
                                  81
                                     00-13 04
                                              05 00
                                                    23
                                                       26
                                                          11 00 *....#$.....#&..*
685
      00002630: 33
                   04
                      80
                         40
                            97
                               00
                                  00
                                     00-e7
                                           80
                                              40
                                                 01
                                                    23
                                                       20
                                                           85
                                                              00
                                                                 *3..0.....0.# ..*
  5
686
      00002640: 6f 00
                      0.0
                         00
                            6f
                               00
                                  00
                                     00-b7 87
                                              00 00
                                                    03
                                                       a5
                                                          07
                                                              43
                                                                 *o...o.....C*
      00002650: 67 80 00 00 00 00
                                 00
                                     00-76 61 6c 3d
                                                    00
                                                       00
                                                          00
                                                             0.0
                                                                *g....*
687
      00002660: 00 00 00 00 80 84
                                  2 e
                                     41-1f 85
                                              45 41
                                                    80
                                                       40
                                                          9 a
                                                              44
688
                                              00 00
      00002670: 4f 11
                      f3
                         c3 6e 8a
                                  67
                                     41-20
                                           1 b
                                                    20
                                                       1 b
                                                          00
                                                             00
                                                                *0...n.gA ... *
689
  9
                         00
                               1 b
                                  00
                                     00-14
                                              00
                                                 00
                                                    04
                                                          00
                                                              00
                                                                 *D....*
690 10
      00002680: 44
                   1b
                      00
                            14
                                           1 b
                                                       1 c
691 11
      00002690: 44 1b 00 00 14 1b 00 00-04 1c 00 00 14 1b 00 00 *D.....*
      000026a0: 44 1b 00 00 10 1b 00 00-10 1b 00 00 10 1b 00 00 *D.....*
692 12
```

² See[13] for some history of the big/little-endian "controversy."

```
000026b0: 04 1c 00 00 54 1f 00 00-54 1f 00 00 d4 1f 00 00 *....T....T.....*
693 13
      000026c0: 4c 1f
                      00
                         00 4c 1f
                                   00
                                      00-34 20
                                               00 00 d4
                                                         1f
                                                            00
                                                               00
                                                                  *L...L...4
694 14
                         00
                                20
                                   00
                                      00-4c
                                            1f
                                               00
                                                   00
                                                      d4
                                                         1 f
                                                            00
                                                               00
695 15
      000026d0:
                      00
                             34
      000026e0: 48 1f 00 00 48 1f 00 00-48 1f 00 00 34 20 00 00 *H...H...H...4
696 16
      000026f0: 00 01 02 02 03 03 03 03-04 04 04 04 04 04 04 04 *....*
697 17
```

Big Endian Representation 2.5.2

Using the memory dump contents in prior section, discuss how big endian values are stored.

2.5.3Little Endian Representation

Using the memory dump contents in prior section, discuss how little endian values are stored. 702

2.5.4Character Strings and Arrays

- Define character strings and arrays. 704
- Using the prior memory dump, discuss how and where things are stored and retrieved.

2.5.5Context is Important!

Data values can be interpreted differently depending on the context in which they are used. Assuming 707 what a set of bytes is used for based on their contents can be very misleading! For example, there is 708 a 0x76 at address 0x00002658. This is a 'v' is you use it as an ASCII (see Appendix C) character, a 118₁₀ if it is an integer value and TRUE if it is a conditional. 710

Alignment 2.5.6

711

713

722

723

Draw a diagram showing the overlapping data types when they are all aligned. 712

2.5.7Instruction Alignment

Every possible instruction that an RV32I CPU can execute contains exactly 32 bits. Therefore each >> Fix Me: 714 one must be stored in four bytes of the main memory. 715

To simplify the hardware, each instruction must be placed into four adjacent bytes whose numeric 716 address sequence begins with a multiple four. For example, an instruction might be located in bytes 717 4, 5, 6 and 7 (but not in 5, 6, 7 and 8 nor in 9, 3, 1, and 0...).718

This sort of addressing requirement is common and is referred to as alignment. An aligned instruction 719 begins at a memory address that is a multiple of four. An unaligned instruction would be one beginning 720 at any other address and is illegal. 721

An attempt to fetch an instruction from an unaligned address will result in an error referred to as an alignment exception. This and other exceptions cause the CPU to stop executing the current

Rewrite this section for data rather than instructions and then note here that naturally aligned. For RV32 that is on a 4-byte boundary instruction and start executing a different set of instructions that are prepared to handle the problem. Often an exception is handled by completely stopping the program in a way that is commonly referred to as a system or application *crash*.

Given a properly aligned instruction address, the CPU can request that the main memory locate and deliver the values of the four bytes in the address sequence to the CPU using what is called a memory read operation. Some systems can deliver four (or more) bytes at the same time while others might only be capable of delivering one or two bytes at a time. These differences in hardware typically impact the cost and performance of a system.³

~/rvalp/book/./book.tex v0.1-50-g1334c4c 2018-05-19 15:23:45 -0500

724

725

726

727

728

729

730

731

³The design and implementation choices that determine how any given system operates are part of what is called a system's *organization* and is beyond the scope of this text. See [3] for more information on computer organization.

Chapter 3

The Elements of a Assembly Language Program

3.1 Assembly Language Statements

- Introduce the assembly language grammar. Statement = 1 line of text containing an instruction or directive.
- Instruction = label, mnemonic, operands, comment.
- Directive = Used to control the operation of the assembler.

3.2 Memory Layout

- Is this a good place to introduce the text, data, bss, heap and stack regions?
- Or does that belong in a new section/chapter that discusses addressing modes?

3.3 A Sample Program Source Listing

A simple program that illustrates how this text presents program source code is seen in Listing 3.1.
This program will place a zero in each of the 4 registers named x28, x29, x30 and x31.

Listing 3.1: zero4regs.S Setting four registers to zero.

743

```
.text
                                    # put this into the text section
747 1
748 2
          .align
                                       align to 2^2
          .globl
749 3
                  _start
750 4
      _start:
                  x28, x0, 0
751 5
          addi
                                    # set register x28 to zero
          addi
                  x29, x0, 0
                                    # set register x29 to zero
752 6
753 7
          addi
                  x30, x0, 0
                                    # set register x30 to zero
                  x31, x0, 0
          addi
                                    # set register x31 to zero
```

This program listing illustrates a number of things:

756

757

760

763

765

766

769

771

772

775

777

781

782

783

784

785

787

788

789

790

791

rvddt

- Listings are identified by the name of the file within which they are stored. This listing is from a file named: zero4regs.S.
- The assembly language programs discussed in this text will be saved in files that end with: .S (Alternately you can use .sx on systems that don't understand the difference between upper and lowercase letters. 1)
- A description of the listing's purpose appears under the name of the file. The description of Listing 3.1 is Setting four registers to zero.
- The lines of the listing are numbered on the left margin for easy reference.
- An assembly program consists of lines of plain text.
- The RISC-V ISA does not provide an operation that will simply set a register to a numeric value. To accomplish our goal this program will add zero to zero and place the sum in in each of the four registers.
- The lines that start with a dot '.' (on lines 1, 2 and 3) are called assembler directives as they tell the assembler itself how we want it to translate the following assembly language instructions into machine language instructions.
- Line 4 shows a *label* named *_start*. The colon at the end is the indicator to the assembler that causes it to recognize the preceding characters as a label.
- Lines 5-8 are the four assembly language instructions that make up the program. Each instruction in this program consists of four *fields*. (Different instructions can have a different number of fields.) The fields on line 5 are:
- addi The instruction mnemonic. It indicates the operation that the CPU will perform.
- x28 The destination register that will receive the sum when the addi instruction is finished. The names of the 32 registers are expressed as x0 x31.
- x0 One of the addends of the sum operation. (The x0 register will always contain the value zero. It can never be changed.)
- 0 The second addend is the number zero.
- # set ... Any text anywhere in a RISC-V assembly language program that starts with the poundsign is ignored by the assembler. They are used to place a *comment* in the program to help the reader better understand the motive of the programmer.

3.4 Running a Program With rvddt

To illustrate what a CPU does when it executes instructions this text will use the rvddt simulator to display shows sequence of events and the binary values involved. This simulator supports the RV32I ISA and has a configurable amount of memory.²

Listing 3.2 shows the operation of the four *addi* instructions from Listing 3.1 when it is executed in trace-mode.

~/rvalp/book/./zero4regs.out v0.1-50-g1334c4c 2018-05-19 15:23:45 -0500

¹The author of this text prefers to avoid using such systems.

²The *rvddt* simulator was written to generate the listings for this text. It is similar to the fancier *spike* simulator. Given the simplicity of the RV32I ISA, rvddt is less than 1700 lines of C++ and was written in one (long) afternoon.

Listing 3.2: zero4regs.out
Running a program with the rvddt simulator

```
792
793
  [winans@w510 src]$ ./rvddt -f ../examples/load4regs.bin
794
  Loading '../examples/load4regs.bin' to 0x0
 2
795 3
  ddt > t.4
    796
    x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
797
 5
   798
 6
   799
 7
    pc: 00000000
800
 8
  00000000: 00000e13
             addi
                 x28, x0, 0
                         \# x28 = 0x00000000 = 0x00000000 + 0x00000000
801 9
    802 10
    803 11
   804 12
   805 13
    pc: 0000004
806 14
  00000004: 00000e93
                 x29, x0, 0
                         \# x29 = 0x00000000 = 0x00000000 + 0x00000000
             addi
807 15
808 16
    809 17
810 18
   811 19
    pc: 0000008
812 20
  00000008: 00000f13
            addi
                 x30, x0, 0
                         # x30 = 0x00000000 = 0x00000000 + 0x00000000
813 21
    x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
814 22
    x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
815 23
   816 24
           817 25
    pc: 0000000c
818 26
  0000000c: 00000f93
                         \# x31 = 0x00000000 = 0x00000000 + 0x00000000
             addi
                 x31, x0, 0
819 27
820 28
  ddt> r
    x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
821 29
    x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
822 30
   823 31
   824 32
    pc: 00000010
825 33
  ddt> x
826 34
  [winans@w510 src]$
827 35
```

- ℓ 1 This listing includes the command-line that shows how the simulator was executed to load a file containing the machine instructions (aka machine code) from the assembler.
 - ℓ 2 A message from the simulator indicating that it loaded the machine code into simulated memory at address 0.
 - ℓ 3 This line shows the prompt from the debugger and the command t4 that the user entered to request that the simulator trace the execution of four instructions.
- ℓ 4-8 Prior to executing the first instruction, the state of the CPU registers is displayed.
 - \$\ell\$ 4 The values in registers 0, 1, 2, 3, 4, 5, 6 and 7 are printed from left to right in big endian, hexadecimal form. The dash '-' character in the middle of the line is a reference to make it easier to visually navigate across the line without being forced to count the values from the far left when seeking the value of, say, x5.
- ℓ 5-7 The values of registers 8-31 are printed.

829

830

831

832

834

835

836

837

838

840

841

842

843

844

845

- \$\ell\$ 8 The program counter (pc) register is printed. It contains the address of the instruction that the CPU will execute. After each instruction, the pc will either advance four bytes ahead or be set to another value by a branch instruction as discussed above.
- ℓ 9 A four-byte instruction is fetched from memory at the address in the pc register, is decoded and printed. From left to right the fields shown on this line are:

- 00000000 The memory address from which the instruction was fetched. This address is displayed in big endian, hexadecimal form.
- 00000e13 The machine code of the instruction displayed in big endian, hexadecimal form.
 - addi The mnemonic for the machine instruction.
 - x28 The rd field of the addi instruction.

849

850

851

853

854

855

856

870

- x0 The rs1 field of the addi instruction that holds one of the two addends of the operation.
- 0 The imm field of the addi instruction that holds the second of the two addends of the operation.
- $\#\ldots$ A simulator-generated comment that explains what the instruction is doing. For this instruction it indicates that x28 will have the value zero stored into it as a result of performing the addition: 0+0.
- that x28 has changed from f0f0f0f0 to 00000000 as a result of executing the first instruction and lines 8 and 14 show that the pc has advanced from zero (the location of the first instruction) to four, where the second instruction will be fetched. None of the rest of the registers have changed values.
- ℓ 15 The second instruction decoded executed and described. This time register x29 will be assigned a value.
- $_{864}$ ℓ 16-27 The third and fourth instructions are traced.
- ℓ 28 Tracing has completed. The simulator prints its prompt and the user enters the 'r' command to see the register state after the fourth instruction has completed executing.
- Following the fourth instruction it can be observed that registers x28, x29, x30 and x31 have been set to zero and that the pc has advanced from zero to four, then eight, then 12 (the hex value for 12 is c) and then to 16 (which, in hex, is 10).
 - ℓ 34 The simulator exit command 'x' is entered by the user and the terminal displays the shell prompt.

Chapter 4

Using The RISC-V GNU Toolchain

- 873 This chapter discusses using the GNU toolchain elements to experiment with the material in this
- book.
- See Appendix A if you do not already have the GNU crosscompiler toolchain available on your system.
- Discuss the choice of ilp32 as well as what the other variations would do.
- Discuss rv32im and note that the details are found in chapter 6.
- Discuss installing and using one of the RISC-V simulators here.
- Describe the pre-processor, compiler, assembler and linker.
- Source, object, and binary files
- Assembly syntax (label: mnemonic op1, op2, op3 # comment).
- text, data, bss, stack
- Labels and scope.
- Forward & backward references to throw-away labels.
- The entry address of an application.
- s file contain assembler code. .S (or .sx) files contain assembler code that must be preprocessed. [14,
- p. 29
- Pre-processing conditional assembly using #if.
- Building with -mabi=ilp32 -march=rv32i -mno-fdiv -mno-div to match the config options on the
- toolchain.
- Linker scripts.
- 892 Makefiles
- 893 objdump
- 894 nm

895 hexdump -C

Chapter 5

Writing RISC-V Programs

This chapter introduces each of the RV32I instructions by developing programs that demonstrate their Fix Me: usefulness. 899

Introduce the ISA register names and aliases in here?

5.1Use ebreak to Stop ryddt Execution

The ebreak instruction exists for the sole purpose of transferring control back to a debugging environment.[1, p. 24] 902

When rvddt executes an ebreak instruction, it will immediately terminate any executing trace or go command currently executing and return to the command prompt without advancing the pc register.

The machine language encoding shows that ebreak has no operands.

ebreak


903

904

905

908

910



Listing 5.2 demonstrates that since rvddt does not advance the pc when it encounters an ebreak instruction, subsequent trace and/or go commands will re-execute the same ebreak and halt the simulation again (and again). This feature is intended to help prevent overzealous users from accidently running past the end of a code fragment.¹

Listing 5.1: ebreak/ebreak.S

A one-line ebreak program.

```
# put this into the text section
913 1
           .align
                                    # align to a multiple of 4
           .globl
                     _start
915 3
916
   4
      _start:
917
           ebreak
<del>918</del>
```

Listing 5.2: ebreak/ebreak.out

ebreak stopps rvddt without advancing pc.

¹This was one of the first *enhancements* I needed for myself:-)

instruction!addi

```
$ rvddt -f ebreak.bin
921 1
  sp initialized to top of memory: 0x0000fff0
922 2
  Loading 'ebreak.bin' to 0x0
923 3
924 4
  This is rvddt. Enter ? for help.
  ddt> d 0 16
925
 5
926 6
   ddt> t 0 1000
927 7
    928 8
    929
   930 10
   931 11
    pc 00000000
932 12
  00000000: ebreak
933 13
  ddt> t
934 14
    935 15
    936 16
   937 17
   x24 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
938 18
    pc 00000000
939 19
  00000000: ebreak
940 20
941 21
  ddt> g 0
  00000000: ebreak
942 22
  ddt> r
943 23
944 24
    945 25
   x16 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
946 26
   x24 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
947 27
    pc 00000000
948 28
949 29
  ddt > x
```

5.2 Using the addi Instruction

The detailed description of how the addi instruction is executed is that it:

➤ Fix Me:

Define what constant and immediate values are somewhere.

- 1. Sign-extends the immediate operand.
- 2. Add the sign-extended immediate operand to the contents of the rs1 register.
 - 3. Store the sum in the rd register.
 - 4. Add four to the pc register (point to the next instruction.)

In the following example rs1 = x28, rd = x29 and the immediate operand is -1.

addi x29, x28, -1

953

959

960

961

962



Depending on the values of the fields in this instruction a number of different operations can be performed. The most obvious is that it can add things. But it can also be used to copy registers, set a register to zero and even, when you need to, accomplish nothing.

5.2.1 No Operation

instruction!nop objdump

It might seem odd but it is sometimes important to be able to execute an instruction that accomplishes nothing while simply advancing the pc to the next instruction. One reason for this is to fill unused memory between two instructions in a program.²

An instruction that accomplishes nothing is called a nop (some times systems call these noop). The name means *no operation*. The intent of a nop is to execute without having any side effects other than to advance the pc register.

The addi instruction can serve as a nop by coding it like this:

```
971 addi x0, x0, 0
```

963

964

965

966

967

968

970

972

973

974

975

976

978

979

980



The result will be to add zero to zero and discard the result (because you can never store a value into the x0 register.)

The RISC-V assembler provides a pseudoinstruction specifically for this purpose that you can use to improve the readability of your code. Note that the addi and nop instructions in Listing 5.3 are assembled into the exact same binary machine instruction (The 0x00000013 you can see are stored at addresses 0x0 and 0x4) as seen by looking at the objdump listing in Listing 5.4. In fact, you can see that objdump shows both instructions as a nop while Listing 5.5 shows that rvddt displays both as addi x0, x0, 0.

Listing 5.3: nop/nop.S

Demonstrate that an addi can be the same as nop.

```
981
          .text
                                 # put this into the text section
982 1
983
          .align
                                 # align to a multiple of 4
  2
984
  3
          .globl
                   _start
985 4
986
987 6
          addi
                   x0. x0. 0
                                 # these two instructions assemble into the same thing!
988
  7
          nop
989
  8
          ebreak
999
  9
```

Listing 5.4: nop/nop.lst

Using addi to perform a nop

```
992
     nop:
                file format elf32-littleriscv
993
  1
994
  2
     Disassembly of section .text:
     00000000 <_start>:
995
  3
               00000013
996
  4
         0:
                                       nop
997
  5
         4:
               00000013
                                       nop
               00100073
                                       ebreak
888
```

Listing 5.5: nop/nop.out

Using addi to perform a nop

²This can happen during the evolution of one portion of code that reduces in size but has to continue to fit into a system without altering any other code... or some times you just need to waste a small amount of time in a device driver.

instruction!my

```
This is rvddt. Enter ? for help.
1004 4
  ddt> d 0 16
1005 5
  000000000: 13 00 00 00 13 00 00 00-73 00 10 00 a5 a5 a5 a5 *.....*
1006
 6
  ddt > t 0 1000
1007
   1008 8
   1009 9
   x16 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1010 10
    1011 11
   pc 00000000
1012 12
  00000000: 00000013 addi
              x0, x0, 0
                    \# x0 = 0x00000000 = 0x00000000 + 0x00000000
1013 13
   1014 14
   1015 15
1016 16
   1017 17
   pc 00000004
1018 18
              x0, x0, 0
1019 19
  00000004: 00000013 addi
                     * x0 = 0x00000000 = 0x00000000 + 0x00000000 
   1020 20
   1021 21
   x16 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
1022 22
   pc 00000008
1024 24
1025 25
  00000008: ebreak
  ddt> r
1026 26
   1027 27
   1028 28
   1029 29
    1030 30
   pc 00000008
1031 31
  ddt> x
1833 32
```

5.2.2 Copying the Contents of One Register to Another

By adding zero to one register and storing the sum in another register the addi instruction can be used to copy the value stored in one register to another register. The following instruction will copy the contents of t4 into t3.

```
addi t3, t4, 0
```

1034

1035

1036

1038

1039


1040

1041

1042

1043

1044



This is a commonly required operation. To make your intent clear you may use the mv pseudoinstruction for this purpose.

Listing 5.6 shows the source of a program that is dumped in Listing 5.7 illustrating that the assembler has generated the same machine instruction (0x000e8e13 at addresses 0x0 and 0x4) for both of the instructions.

Listing 5.6: mv/mv.S Comparing addi to mv

```
1045
            .text
1046
                                     # put this into the text section
            .align
                     2
                                     \# align to a multiple of 4
1047 2
1048
    3
            .globl
                     _start
1049
   4
1050 5
            addi
                     t3, t4, 0
                                     # t3 = t4
1051 6
                     t3, t4
                                     # t.3 = t.4
1052 7
           mν
1053
   9
            ebreak
1855
```

Listing 5.7: mv/mv.lst

An objdump of an addi and mv Instruction.

```
1056
1057
                file format elf32-littleriscv
1058
      Disassembly of section .text:
   2
      00000000 <_start>:
1059 3
          0:
               000e8e13
                                          t3,t4
1060
                                       mv
          4:
               000e8e13
                                       mv t3,t4
1061
   5
          8:
               00100073
                                       ebreak
1883
```

5.2.3 Setting a Register to Zero

Recall that x0 always contains the value zero. Any register can be set to zero by copying the contents of x0 using mv (aka addi).³


For example, to set t3 to zero:

addi t3, x0, 0

1064

1067

1069



Listing 5.8: mvzero/mv.S

Using mv (aka addi) to zero-out a register.

```
1070
1071
                                    # put this into the text section
            .align
                                    # align to a multiple of 4
1072 2
            .globl
                     _start
1073 3
1074 4
1075
       start:
    5
                                    # t3 = 0
1076
    6
           mν
                     t3, x0
1077
   7
            ebreak
1078
```

Listing 5.9 traces the execution of the program in Listing 5.8 showing how t3 is changed from 0xf0f0f0f0 (seen on $\ell16$) to 0x000000000 (seen on $\ell26$.)

Listing 5.9: mvzero/mv.out

Setting t3 to zero.

```
1082
1083
      $ rvddt -f mv.bin
1084 2
      sp initialized to top of memory: 0x0000fff0
      Loading 'mv.bin' to 0x0
1085
   3
1086
   4
      This is rvddt. Enter ? for help.
1087 5
1088
      ddt> d 0 16
       000000000: 13 0e 00 00 73 00 10 00-a5 a5 a5 a5 a5 a5 a5 a5 a5 * ....*
1089
1090
      ddt> t 0 1000
                                                                    x3 f0f0f0f0
             x0 00000000
                                x1 f0f0f0f0
                                                  x2 0000fff0
1091 9
       zero
                           ra
                                              sp
                                                                gp
             x4 f0f0f0f0
                           t0
                               x5 f0f0f0f0
                                              t1
                                                 x6 f0f0f0f0
                                                                t2
                                                                    x7 f0f0f0f0
         tp
1092 10
         s0
1093 11
            x8 f0f0f0f0
                           s1
                              x9 f0f0f0f0
                                              a0 x10 f0f0f0f0
                                                                a1 x11 f0f0f0f0
         a2 x12 f0f0f0f0
                           a3 x13 f0f0f0f0
                                              a4 x14 f0f0f0f0
                                                                a5 x15 f0f0f0f0
1094 12
         a6 x16 f0f0f0f0
                           a7 x17
                                   f0f0f0f0
                                              s2 x18 f0f0f0f0
                                                                s3 x19
                                                                       f0f0f0f0
         s4 x20 f0f0f0f0
                           s5 x21 f0f0f0f0
                                             s6 x22 f0f0f0f0
                                                                s7 x23 f0f0f0f0
1096 14
                           s9 x25 f0f0f0f0 s10 x26 f0f0f0f0 S11 x27 f0f0f0f0
1097 15
         s8 x24 f0f0f0f0
1098 16
         t3 x28 f0f0f0f0
                           t4 x29 f0f0f0f0 t5 x30 f0f0f0f0 t6 x31 f0f0f0f0
             pc 00000000
1099 17
                                                   # t3 = 0x00000000 = 0x00000000 + 0x00000000
1100 18
      00000000: 00000e13
                           addi
                                    t3, zero, 0
```

³There are other pseudoinstructions (such as 1i) that can also turn into an addi instruction. Objdump might display 'addi t3,x0,0' as 'mv t3,x0' or 'li t3,0'.

```
x0 00000000
                               x1 f0f0f0f0
1101 19
       zero
                           ra
                                              sp
                                                   x2 0000fff0
                                                                     x3 f0f0f0f0
                                                                 gp
             x4 f0f0f0f0
                            t0
                                x5 f0f0f0f0
                                                  x6 f0f0f0f0
                                                                 t2
                                                                     x7 f0f0f0f0
1102 20
         tρ
                                              t1
             x8
         s0
                f0f0f0f0
                                x9
                                   f0f0f0f0
                                               a0 x10 f0f0f0f0
                                                                 a1 x11
1103 21
                            s1
         a2 x12 f0f0f0f0
                            a3 x13 f0f0f0f0
                                              a4 x14 f0f0f0f0
                                                                 a5 x15 f0f0f0f0
1104 22
         a6 x16 f0f0f0f0
                            a7 x17 f0f0f0f0
                                              s2 x18 f0f0f0f0
                                                                 s3 x19 f0f0f0f0
1105 23
         s4 x20 f0f0f0f0
                            s5 x21 f0f0f0f0
                                              s6 x22 f0f0f0f0
                                                                 s7 x23 f0f0f0f0
         s8 x24 f0f0f0f0
                            s9 x25 f0f0f0f0 s10 x26 f0f0f0f0 S11 x27 f0f0f0f0
1107 25
         t3 x28 00000000
                            t4 x29 f0f0f0f0
                                              t5 x30 f0f0f0f0
                                                                 t6 x31 f0f0f0f0
1108 26
             pc 00000004
1109 27
      00000004: ebreak
1110 28
1111 29
      ddt> x
```

5.2.4 Adding a 12-bit Signed Value

```
[0] \ 0 \ 0 \ 0_{1}0 \ 0 \ 0_{1}0 \ 1 \ 0 \ 0|0 \ 0 \ 1 \ 1_{1}1|0 \ 0 \ 0|0 \ 0 \ 0_{1}1|0 \ 0 \ 1_{1}0 \ 0 \ 1 \ 1
                     12
                                           5
                                                     3
                                                                5
1115
                    t0, zero, 4
                                       # t0 = 4
           addi
1116
           addi
                    t1, t1, 100
                                       # t1 = 104
1118
           addi
                    t0, zero, 0x123
                                            # t0 = 0x123
1119
           addi
                    t0, t0, 0xfff
                                            # t0 = 0x122 (subtract 1)
1120
1121
           addi
                    t0, zero, 0xfff
                                            # t0 = 0xffffffff (-1) (diagram out the chaining carry)
1122
                                            # refer back to the overflow/truncation discussion in binary chapter
1123
1124
      addi x0, x0, 0 # no operation (pseudo: nop)
1125
      addi rd, rs, 0 # copy reg rs to rd (pseudo: mv rd, rs)
1126
```

Demonstrate various addi instructions.

1128 5.3 todo

1113

1127

1130

Ideas for the order of introducing instructions.

5.4 Other Instructions With Immediate Operands

```
1131 addi
1132 andi
1133 ori
1134 xori
1135
1136 slti
1137 sltiu
```

```
slli
1139
              srli
1140
```

1141

1145

1150

1155

1156

5.5 Transferring Data Between Registers and Memory

RV is a load-store architecture. This means that the only way that the CPU can interact with the 1142 memory is via the *load* and *store* instructions. All other data manipulation must be performed on 1143 register values. 1144

Copying values from memory to a register (first examples using regs set with addi):

```
1b
1146
              lh
1147
1148
              lw
              1bu
1149
              lhu
```

Copying values from a register to memory: 1151

```
sb
1152
               sh
1153
               SW
1154
```

```
RR operations
5.6
```

```
add
1157
              sub
1158
              and
              or
1160
1161
              sra
              srl
1162
              sll
1163
              xor
1164
              sltu
1165
              slt
1166
```

Setting registers to large values using lui with addi 5.7

```
addi
                      // useful for values from -2048 to 2047
                      // useful for loading any multiple of 0x1000
1169
         Setting a register to any other value must be done using a combo of insns:
1171
         auipc
                      // Load an address relative the the current PC (see la pseudo)
1173
```

Fix Me:

Mention the rvddt UART I/O address for writing to the console here?

```
1174 addi
1175
1176
1177 lui // Load constant into into bits 31:12 (see li pseudo)
1178 addi // add a constant to fill in bits 11:0
1179 if bit 11 is set then need to +1 the lui value to compensate
```

5.8 Labels and Branching

Start to introduce addressing here?

1181

```
beq
1182
          bne
          blt
1184
          bge
1185
          bltu
1186
          bgeu
1187
          bgt rs, rt, offset
                                    # pseudo for: blt rt, rs, offset
                                                                           (reverse the operands)
1189
          ble rs, rt, offset
                                    # pseudo for: bge rt, rs, offset
                                                                           (reverse the operands)
1190
          bgtu rs, rt, offset
                                    # pseudo for: bltu rt, rs, offset
                                                                           (reverse the operands)
1191
          bleu rs, rt, offset
                                    # pseudo for: bgeu rt, rs, offset
                                                                           (reverse the operands)
1193
          begz begz rs, offset
                                    # pseudo for: beq rs, x0, offset
                                    # pseudo for: bne rs, x0, offset
          bnez rs, offset
1195
          blez rs, offset
                                    # pseudo for: bge x0, rs, offset
          bgez rs, offset
                                    # pseudo for: bge rs, x0, offset
1197
          bltz rs, offset
                                    # pseudo for: blt rs, x0, offset
                                    # pseudo for: blt x0, rs, offset
          bgtz rs, offset
1199
```

5.9 Relocation

```
Absolute:
1201
          %hi(symbol)
1202
          %lo(symbol)
1203
1204
     PC-relative:
1205
          %pcrel_hi(symbol)
1206
          %pcrel_lo(label)
1207
      Using the auipc & addi pair with label references:
1209
          The %pcrel_lo() uses the label to find the associated %pcrel_hi()
          The label MUST be on a line that used a %pcrel_hi() or get an error.
1211
          This is needed to calculate the proper offset.
          Things like this are legal (though not sure of the value):
1213
          label: auipc
                           t1, %pcrel_hi(symbol)
                       t2, t1, %pcrel_lo(label)
              addi
1215
              addi
                       t3, t1, %pcrel_lo(label)
                       t4, %pcrel_lo(label)(t1)
1217
```

```
sw t5, %pcrel_lo(label)(t1)

1219

Discuss how relaxation works.

1221 see: https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md
```

5.10 **Jumps**

Introduce and present subroutines but not nesting until introduce stack operations.

```
jal
jalr
```

1223

1226

1252

1253

5.11 Pseudo Operations

```
→ Fix Me:
1227
                                                                                                          Explain why we have pseudo
                                                                                                          ops. These mappings are
                                                                                                          lifted from the ISM, Vol 1,
          la rd, symbol
1228
                             auipc rd, symbol[31:12]
                             addi rd, rd, symbol[11:0]
1230
1231
          l{b|h|w|d} rd, symbol
1232
                             auipc rd, symbol[31:12]
1233
                             l{b|h|w|d} rd, symbol[11:0](rd)
1234
1235
           s\{b|h|w|d\} rd, symbol, rt
                                                              # rt is the temp reg to use for the operation
                             auipc rt, symbol[31:12]
1237
                             s\{b|h|w|d\} rd, symbol[11:0](rt)
1238
1239
1240
           j offset
                             jal x0, offset
1241
                             jal x1, offset
           jal offset
1242
                             jalr x0, rs, 0
           jr rs
1243
                             jalr x1, rs, 0
           jalr rs
                             jalr x0, x1, 0
1245
           call offset
                             auipc x6, offset[31:12]
1247
                             jalr x1, x6, offset[11:0]
1249
           tail offset
                             auipc x6, offset[31:12]
                                                              # same as call but no x1
                             jalr x0, x6, offset[11:0]
1251
```

5.12 The Linker and Relaxation

I don't know where this should go just yet.

→ Fix Me:

Needs research. I'm not sure if/how the linker alone can relax the AUIPC+JALR pair since the assembler could have used a pcrel branch across one of these pairs.

5.13 pic and nopic

1254

pic is *needed* for shared libs. Should discuss it but probably best to leave the topic for a later chapter.

Chapter 6

RV32 Machine Instructions

6.1 Introduction

6.2 Conventions and Terminology

When discussing instructions, the following abbreviations/notations are used:

6.2.1 XLEN

1259

1260

1261

1262

1263

1266

1267

1268

1269

1270

1271

1272

XLEN represents the bit-length of an x register in the machine architecture. Possible values are 32, 64 and 128.

6.2.2 sx(val)

Sign extend val to the left.

This is used to convert a signed integer value expressed using some number of bits to a larger number of bits by adding more bits to the left. In doing so, the sign will be preserved. In this case *val* represents the least MSBs of the value. For more on binary numbers see Appendix B.

Figure 6.1 illustrates extending the negative sign bit of *val* to the left by replicating it. When *val* is negative, its MSB (bit 19 in this example) will be set to 1. Extending this value to the left will set all the new bits to the left of it to 1 as well.




Figure 6.1: Sign-extending a negative integer from 20 bits to 32 bits.

Figure 6.2 illustrates extending the positive sign bit of val to the left by replicating it. When val is

positive, its MSB will be set to 0. Extending this value to the left will set all the new bits to the left of it to 0 as well.




Figure 6.2: Sign-extending a positive integer from 20 bits to 32 bits.

6.2.3 zx(val)

1273

1274

1276

1277

1278

1279

1280

1281

1282

1283

1284

1285

1286

1287

Zero extend *val* to the left.

This is used to convert an unsigned integer value expressed using some number of bits to a larger number of bits by adding more bits to the left. In doing so, the new bits added will all be set to zero. As is the case with sx(val), val represents the LSBs of the final value. Figure 6.3 illustrates zero-extending a 20-bit val to the left to form a 32-bit fullword.

For more on binary numbers see Appendix B.




Figure 6.3: Zero-extending an unsigned integer from 20 bits to 32 bits.

6.2.4 zr(val)

Zero extend *val* to the right.

Some times a binary value is encoded such that a set of bits represented by *val* are used to represent the MSBs of some longer (more bits) value. In this case it is necessary to append zeros to the right to convert *val* to the longer value.

Figure 6.4 illustrates converting a 20-bit val to a 32-bit fullword.




Figure 6.4: Zero-extending an integer to the right from 20 bits to 32 bits.

6.2.5 Sign Extended Left and Zero Extend Right

Some instructions such as the J-type (see subsection 6.4.2) include immediate operands that are extended in both directions.

Figure 6.5 and Figure 6.6 illustrates zero-extending a 20-bit negative number one bit to the right and sign-extending it 11 bits to the left:




Figure 6.5: Sign-extending a positive 20-bit number 11 bits to the left and one bit to the right.




Figure 6.6: Sign-extending a negative 20-bit number 11 bits to the left and one bit to the right.

$6.2.6 \quad m8(addr)$

1288

1291

1292

1293

The contents of an 8-bit value in memory at address addr.

Given the contents of the memory dump shown in Figure 6.7, m8(42) refers to the memory location at address 42₁₆ that currently contains the 8-bit value fc₁₆.

The mn(addr) notation can be used to refer to memory that is being read or written depending on the context.

When memory is being written, the following notation is used to indicate that the least significant 8 bis of *source* will be is written into memory at the address *addr*:

```
m8(addr) ← source
```

When memory is being read, the following notation is used to indicate that the 8 bit value at the address *addr* will be read and stored into *dest*:

```
dest ← m8(addr)
```

Note that *source* and *dest* are typically registers.

```
00000030 2f 20 72 65 61 64 20 61 20 62 69 6e 61 72 79 20 00000040 66 69 fc 65 20 66 69 6c 6c 65 64 20 77 69 74 68 00000050 20 72 76 33 32 49 20 69 6e 73 74 72 75 63 74 69 00000060 6f 6e 73 20 61 6e 64 20 66 65 65 64 20 74 68 65
```

Figure 6.7: Sample memory contents.

$6.2.7 \quad \text{m16(addr)}$

1306

- The contents of an 16-bit little-endian value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m16(42) refers to the memory location at address 42_{16} that currently contains $65fc_{16}$. See also subsection 6.2.6.

$_{1310}$ 6.2.8 m32(addr)

- The contents of an 32-bit little-endian value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m32(42) refers to the memory location at address 42_{16} that currently contains $662065fc_{16}$. See also subsection 6.2.6.

$_{1314}$ 6.2.9 m64(addr)

- The contents of an 64-bit little-endian value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m64(42) refers to the memory location at address 42_{16} that currently contains $656c6c69662065fc_{16}$. See also subsection 6.2.6.

$_{1318}$ 6.2.10 m128(addr)

- The contents of an 128-bit little-endian value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m128(42) refers to the memory location at address 42₁₆ that currently contains 7220687469772064656c6c69662065fc₁₆. See also subsection 6.2.6.

6.2.11 .+offset

The address of the current instruction plus a numeric offset.

6.2.12 .-offset

The address of the current instruction minus a numeric offset.

1327 6.2.13 pc

The current value of the program counter.

6.2.14 rd

1329

An x-register used to store the result of instruction.

6.2.15 rs1

An x-register value used as a source operand for an instruction.

6.2.16 rs2

1335

1341

1343

1352

1353

An x-register value used as a source operand for an instruction.

6.2.17 imm

An immediate numeric operand. The word *immediate* refers to the fact that the operand is stored within an instruction.

$_{1338}$ 6.2.18 rsN[h:l]

The value of bits from h through l of x-register rsN. For example: rs1[15:0] refers to the contents of the 16 LSBs of rs1.

6.3 Addressing Modes

immediate, register, base-displacement, pc-relative

▶ Fix Me:

Write this section.

6.4 Instruction Encoding Formats

This document concerns itself with the following RISC-V instruction formats.

XXX Show and discuss a stack of formats explaining how the unnatural ordering of the imm fields reduces the number of possible locations that the hardware has to be prepared to look for various bits.

For example, the opcode, rd, rs1, rs1, func3 and the sign bit (when used) are all always in the same position. Also note that imm[19:12] and imm[10:5] can only be found in one place. imm[4:0] can only

be found in one of two places...

The point to all this is that it is easier to build a machine if it does not have to accommodate many different ways to perform the same task. This simplification can also allow it operate faster.

Figure 6.8 Shows the RISC-V instruction formats.

6.4.1 U Type

The U-Type format is used for instructions that use a 20-bit immediate operand and a destination register.

▶ Fix Me:

Should discuss types and sizes beyond the fundamentals. Will add if/when instruction details are added in the future.






Figure 6.8: RISC-V instruction formats.



The rd field contains an x register number to be set to a value that depends on the instruction.

The imm field contains a 20-bit value that will be converted into XLEN bits by using the imm operand for bits 31:12 and then sign-extending it to the left¹ and zero-extending the LSBs as discussed in subsection 6.2.4.

If XLEN=32 then the imm value in this example will be converted as shown below.



Notice that the 20-bits of the imm field are mapped in the same order and in the same relative position that they appear in the instruction when they are used to create the value of the immediate operand. Shifting the imm value to the left, into the "upper bits" of the immediate value suggests a rationale for the name of this format.

If XLEN=64 then the imm value in this example will be converted to the same two's complement

1357

1358

1359

1360

1361

1362

1363

1364

1365

1366


1367

¹When XLEN is larger than 32.

integer value by extending the sign to the left.

6.4.2 J Type

The J-type format is used for instructions that use a 20-bit immediate operand and a destination register. It is similar to the U-type. However, the immediate operand is constructed by arranging the imm bits in a different manner.




The rd field contains an x register number to be set to a value that depends on the instruction.

In the J-type format the $20 \ imm$ bits are arranged such that they represent the "lower" portion of the immediate value. Unlike the U-type instructions, the J-type requires the bits to be re-ordered and shifted to the right before they are used.²


The example above shows that the bit positions in the imm field description. We see that the 20 imm bits are re-ordered according to: [20|10:1|11|19:12]. This means that the MSB of the imm field is to be placed into bit 20 of the immediate integer value ultimately used by the instruction when it is converted into XLEN bits. The next bit to the right in the imm field is to be placed into bit 10 of the immediate value and so on.

After the *imm* bits are re-positioned into bits 20:1 of the immediate value being constructed, a zero-bit will be added to the LSB and the value in bit-position 20 will be replicated to sign-extend the value to XLEN bits as discussed in subsection 6.2.5.


If XLEN=32 then the *imm* value in this example will be converted as shown below.



A J-type example with a negative imm field:



If XLEN=32 then the *imm* field in this example will be converted as shown below.



²The reason that the J-type bits are reordered like this is because it simplifies the implementation of hardware as discussed in section 6.4.

The J-type format is used by the Jump And Link instruction that calculates a target address by adding a signed immediate value to the current program counter. Since no instruction can be placed at an odd address the 20-bit imm value is zero-extended to the right to represent a 21-bit signed offset capable of representing numbers twice the magnitude of the 20-bit imm value.

6.4.3 R Type

1392

1393

1395

1396

1398

1399

1400

1401

1402

1403

1405


1407

1408


1409

1410

1411




A special case of the R-type used for shift-immediate instructions where the rs2 field is used as an immediate value named shamt representing the number of bit positions to shift:




6.4.4 I Type

6.4.5 S Type



6.4.6 B Type



6.4.7 CPU Registers

The registers are names x0 through x31 and have aliases suited to their conventional use. The following table describes each register.

Note that the calling calling convention specifies that only some of the registers are to be saved by functions if they alter their contents. The idea being that accessing memory is time-consuming and

FIX IVIE

Need to add a section that discusses the calling conventions

that by classifying some registers as "temporary" (not saved by any function that alter its contents) it is possible to carefully implement a function with less need to store register values on the stack in order to use them to perform the operations of the function.

The lack of grouping the temporary and saved registers is due to the fact that the C extension provides access to only the first 16 registers when executing instructions in the compressed format.

Reg	Alias	Description	Saved
x0	zero	Hard-wired zero	
x1	ra	Return address	
x2	$_{\rm sp}$	Stack pointer	yes
x3	gp	Global pointer	
x4	tp	Thread pointer	
x5	t0	Temporary/alternate link register	
x6	t1	Temporary	
x7	t2	Temporary	
x8	s0/fp	Saved register/frame pointer	yes
x9	s1	Saved register	yes
x10	a0	Function argument/return value	
x11	a1	Function argument/return value	
x12	a2	Function argument	
x13	a3	Function argument	
x14	a4	Function argument	
x15	a5	Function argument	
x16	a6	Function argument	
x17	a7	Function argument	
x18	s2	Saved register	yes
x19	s3	Saved register	yes
x20	s4	Saved register	yes
x21	s5	Saved register	yes
x22	s6	Saved register	yes
x23	s7	Saved register	yes
x24	s8	Saved register	yes
x25	s9	Saved register	yes
x26	s10	Saved register	yes
x27	s11	Saved register	yes
x28	t3	Temporary	
x29	t4	Temporary	
x30	t5	Temporary	
x31	t6	Temporary	

6.5 memory

- Note that RISC-V is a little-endian machine.
- All instructions must be naturally aligned to their 4-byte boundaries. [1, p. 5]
- If a RISC-V processor implements the C (compressed) extension then instructions may be aligned to 2-byte boundaries. [1, p. 68]
- Data alignment is not necessary but unaligned data can be inefficient. Accessing unaligned data using any of the load or store instructions can also prevent a memory access from operating atomically. [1,

1417

1418

1412

1413

1414

1415

1416

p.19] See also ??.

1425

1426

1428

1435

1442

1450

RV32I Instruction!LUI Instruction!AUIPC

6.6 RV32I Base Instruction Set

RV32I refers to the basic 32-bit integer instructions.

6.6.1 LUI rd, imm

1429 Load Upper Immediate.


rd \leftarrow zr(imm)

Copy the immediate value into bits 31:12 of the destination register and place zeros into bits 11:0.


When XLEN is 64 or 128, the immediate value is sign-extended to the left.

1433 Instruction Format and Example:

1434 LUI to. 3



LUI to, 0xfffff



```
1444 00010078: ffffff2b7 lui x5, 0xfffff // x5 = 0xfffff000

1445 reg 0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 fffff000 f0f0f0f0 f0f0f0f0

1446 reg 8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1447 reg 16: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1448 reg 24: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1449 pc: 0001007c
```

6.6.2 AUIPC rd, imm

1451 Add Upper Immediate to PC.

rd \leftarrow pc + zr(imm)

Create a signed 32-bit value by zero-extending imm[31:12] to the right (see subsection 6.2.4) and add Instruction!JAL this value to the pc register, placing the result into rd.

When XLEN is 64 or 128, the immediate value is also sign-extended to the left prior to being added to the pc register.

AUIPC t0, 3

1455

1456

1457

1458

1465

1466

1473

1474

1475


1476

1477

1478

1482

1483



1459 0001007c: 00003297 auipc x5, 0x3 // x5 = 0x1307c = 0x1007c + 0x3000

1460 reg 0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 0001307c f0f0f0f0 f0f0f0f0


1461 reg 8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1462 reg 16: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1463 reg 24: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1464 pc: 00010080

AUIPC t0, 0x81000



The AUIPC instruction supports two-instruction sequences to access arbitrary offsets from the PC for both control-flow transfers and data accesses. The combination of an AUIPC and the 12-bit immediate in a JALR can transfer control to any 32-bit PC-relative address, while an AUIPC plus the 12-bit immediate offset in regular load or store instructions can access any 32-bit PC-relative data address. [1, p. 14]

6.6.3 JAL rd, imm

Jump and link.


```
rd \leftarrow pc + 4
pc \leftarrow pc + sx(imm<<1)
```

This instruction saves the address of the next instruction that would otherwise execute (located at pc+4) into rd and then adds immediate value to the pc causing an unconditional branch to take place.

The standard software conventions for calling subroutines use x1 as the return address (rd register in this case). [1, p. 16]

1486 Encoding:

JAL x7, .+16 Instruction!JALR



imm demultiplexed value = $000000000000001000_2 \ll 1 = 16_{10}$

State of registers before execution:

pc = 0x111144444

1488

1496


1502

State of registers after execution:

pc = 0x11114454 x7 = 0x11114448

JAL provides a method to call a subroutine using a pc-relative address.

1495 JAL x7, .-16



imm demultiplexed value = 111111111111111111000 $_2 \ll 1 = -16_{10}$

1498 State of registers before execution:

pc = 0x111144444

1500 State of registers after execution:

pc = 0x11114434 x7 = 0x11114448

6.6.4 JALR rd, rs1, imm

Jump and link register.

rd
$$\leftarrow$$
 pc + 4
pc \leftarrow (rs1 + sx(imm)) & ~1

This instruction saves the address of the next instruction that would otherwise execute (located at pc+4) into rd and then adds the immediate value to the rs1 register and stores the sum into the pc register causing an unconditional branch to take place.

Note that the branch target address is calculated by sign-extending the imm[11:0] bits from the instruction, adding it to the rs1 register and *then* the LSB of the sum is to zero and the result is stored into the pc register. The discarding of the LSB allows the branch to refer to any even address.

The standard software conventions for calling subroutines use x1 as the return address (rd register in this case). [1, p. 16]

1514 Encoding:

JALR x1, x7, 4

o | Instruction!BEQ

1517 Before:

1516

pc = 0x111144444

x7 = 0x44444444

1520 After

pc = 0x5555888c

x1 = 0x11114448

JALR provides a method to call a subroutine using a base-displacement address.

JALR x1, x0, 5

31 20	19) 1	15	14	12	11			7	6						0	
imm[11:0]		rs1		func	t3		1	rd				op	coc	de			
0 0 0 0 0 0 0 0 0 1 0 1	0	0 0 0	0	0 0	0	0	0	0 0	1	1	1	0	0	1	1	1	I-type
12		5		3				5					7				

Note that the least significant bit in the result of rs1+imm is discarded/set to zero before the result is saved in the pc.

pc = 0x111144444

1529 After

1525

1532

1537

pc = 0x00000004

x1 = 0x11114448

6.6.5 BEQ rs1, rs2, imm

1533 Branch if equal.

pc \leftarrow (rs1 == rs2) ? pc+sx(imm[12:1]<<1) : pc+4

Encoding:

1536 BEQ x3, x15, 2064

31 25	24 20	19 15	14 12 11	7 6 0	
imm[12 10:5]	rs2	rs1	funct3 imm[4:1 1	1 opcode	
$ 0 \ 0 \ 0 \ 0 \ 0 \ 0 $	0 1 1 1 1	0 0 0 1 1	0 0 0 1 0 0 0	1 1 1 0 0 0 1 1	B-type
7	5	5	3 5	7	

 $imm[12:1] = 010000001000_2 = 1032_{10}$

 $imm = 2064_{10}$

1540 funct $3 = 000_2$

rs1 = x3

rs2 = x15

6.6.6 BNE rs1, rs2, imm

Instruction!BNE Instruction!BLT Instruction!BGE

Branch if Not Equal.

pc
$$\leftarrow$$
 (rs1 != rs2) ? pc+sx(imm[12:1]<<1) : pc+4

1546 Encoding:

1543

1548

1554

1559

1564

1565

1570

BNE x3, x15, 2064

31 25	5 24 20	19 15	14 12 11	7 6 0	
[mm[12 10:5]	rs2	rs1	funct3 imm[4:1	[11] opcode	
$\boxed{0} \ 0 \ 0 \ 0 \ 0 \ 0$	0 1 1 1 1	$0 \ 0 \ 0 \ 1 \ 1$	0 0 1 1 0 0	0 1 1 1 0 0 0 1 1	B-type
7	5	5	3 5	7	

 $imm[12:1] = 010000001000_2 = 1032_{10}$

 $imm = 2064_{10}$

funct3 = 001_2

rs1 = x3

rs2 = x15

6.6.7 BLT rs1, rs2, imm

1555 Branch if Less Than.

pc
$$\leftarrow$$
 (rs1 < rs2) ? pc+sx(imm[12:1]<<1) : pc+4

1557 Encoding:

BLT x3, x15, 2064

31	25	24 20	19 15 1	14 12	11 7	6 0	
_ imm[12 10:5]		rs2	rs1	funct3	imm[4:1 11]	opcode	
$0 0 0 0_{1}0 0$	0	0.1 1 1 1	0 0 0 1 1	1 0 0	1 0 0 0 1	1 1 0 0 0 1 1	B-type
7		5	5	3	5	7	

 $imm[12:1] = 010000001000_2 = 1032_{10}$

 $imm = 2064_{10}$

funct3 = 100_2

rs1 = x3

rs2 = x15

6.6.8 BGE rs1, rs2, imm

Branch if Greater or Equal.

```
pc \leftarrow (rs1 >= rs2) ? pc+sx(imm[12:1]<<1) : pc+4
```

1568 Encoding:

1569 BGE x3, x15, 2064

31 25	24 20	19 15	14 12 11	7 6 0	
_ imm[12 10:5]	rs2	rs1	funct3 imm[4:1]	11] opcode	
$0 \ 0 \ 0 \ 0 \ 0 \ 0$	0 1 1 1 1	0 0 0 1 1	1 0 1 1 0 0 0	1 1 1 0 0 0 1 1	B-type
7	5	5	3 5	7	

```
Instruction!BLTU
     imm[12:1] = 010000001000_2 = 1032_{10}
1571
                                                                                             Instruction!BGEU
     imm = 2064_{10}
1572
                                                                                             Instruction!LB
     funct3 = 101_2
1573
     rs1 = x3
1574
     rs2 = x15
1575
             BLTU rs1, rs2, imm
     6.6.9
1576
     Branch if Less Than Unsigned.
1577
     pc \leftarrow (rs1 < rs2) ? pc+sx(imm[12:1] << 1) : pc+4
1578
     Encoding:
1579
     BLTU x3, x15, 2064
1580
     1581
     imm[12:1] = 010000001000_2 = 1032_{10}
1582
     imm = 2064_{10}
     funct3 = 110_2
1584
     rs1 = x3
1585
     rs2 = x15
1586
     6.6.10
              BGEU rs1, rs2, imm
1587
     Branch if Greater or Equal Unsigned.
1588
     pc \leftarrow (rs1 \ge rs2) ? pc+sx(imm[12:1] << 1) : pc+4
     Encoding:
1590
     BGEU x3, x15, 2064
1591
     Fix Me:
1592
                                                                                             use symbols in branch
     imm[12:1] = 010000001000_2 = 1032_{10}
     imm = 2064_{10}
1594
     funct3 = 111_2
1595
     rs1 = x3
1596
     rs2 = x15
1597
              LB rd, imm(rs1)
     6.6.11
1598
     Load byte.
1599
     rd \leftarrow sx(m8(rs1+sx(imm)))
1600
```

pc \leftarrow pc+4

Instruction!LH Instruction!LW


Load an 8-bit value from memory at address rs1+imm, then sign-extend it to 32 bits before storing it Instruction!LBU

1603 in rd

1606

1604 Encoding:

LB x7, 4(x3)



6.6.12 LH rd, imm(rs1)

Load halfword.

```
rd \leftarrow sx(m16(rs1+sx(imm)))
```

pc \leftarrow pc+4

Load a 16-bit value from memory at address rs1+imm, then sign-extend it to 32 bits before storing it

1612 in rd

1615

1616


1623

1624

1625

1613 Encoding:

LH x7, 4(x3)



6.6.13 LW rd, imm(rs1)

Load word.


rd
$$\leftarrow sx(m32(rs1+sx(imm)))$$

1619 pc ← pc+4

Load a 32-bit value from memory at address rs1+imm, then store it in rd

1621 Encoding:

LW x7, 4(x3)



6.6.14 LBU rd, imm(rs1)

Load byte unsigned.

```
rd \leftarrow zx(m8(rs1+sx(imm)))
```

Instruction!LHU Instruction!SB Instruction!SH

1627 pc ← pc+4

Load an 8-bit value from memory at address rs1+imm, then zero-extend it to 32 bits before storing it

1629 in rd

1632

1633


1641

1649

1650

1630 Encoding:

LBU x7, 4(x3)



6.6.15 LHU rd, imm(rs1)

Load halfword unsigned.

```
rd \leftarrow zx(m16(rs1+sx(imm)))
```


pc \leftarrow pc+4

Load an 16-bit value from memory at address rs1+imm, then zero-extend it to 32 bits before storing

it in rd

1639 Encoding:

1640 LHU x7, 4(x3)



$_{1642}$ 6.6.16 SB rs2, imm(rs1)

Store Byte.

```
m8(rs1+sx(imm)) \leftarrow rs2[7:0]
```

pc \leftarrow pc+4

Store the 8-bit value in rs2[7:0] into memory at address rs1+imm.

1647 Encoding:

SB x3, 19(x15)

/ - (- /						
31 25	24 20	19 15	14 12 11	7 6	0	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	rs2 0.1 1 1 1	rs1 0 0 0 1.1	funct3 imm[4 0 0 0 1 0 0			S-type
7	5	5	3 5	7		

6.6.17 SH rs2, imm(rs1)

1651 Store Halfword.

```
\texttt{m16(rs1+sx(imm))} \leftarrow \texttt{rs2[15:0]}
```

 $pc \leftarrow pc+4$

Instruction!SW Instruction!ADDI

Store the 16-bit value in rs2[15:0] into memory at address rs1+imm.

1655 Encoding:

1653

1657

1658

1665

1656 SH x3, 19(x15)

31 25	24 20	19 15	14 12 11	7 6	0	
[imm[11:5]	rs2	rs1	funct3 imr	n[4:0]	opcode	
$\boxed{0\ 0\ 0\ 0\ 0\ 0\ 0}$	0 1 1 1 1	0 0 0 1 1	0 0 1 1 0	0 1 1 0 1	0,0011	S-type
7	5	5	3	5	7	

6.6.18 SW rs2, imm(rs1)

1659 Store Word

```
\texttt{m16(rs1+sx(imm))} \leftarrow \texttt{rs2[31:0]}
```

pc \leftarrow pc+4

Store the 32-bit value in rs2 into memory at address rs1+imm.

1663 Encoding:

 1664 SW x3, 19(x15)

, (,					
31 25	24 20	19 15	14 12 11 7	6 0	I
imm[11:5]	rs2	rs1	funct3 $imm[4:0]$	opcode]
0 0 0 0 0 0 0	0 1 1 1 1	$0 \ 0 \ 0 \ 1 \ 1$	0 1 0 1 0 0 1 1	0 1 0 0 0 1 1	S-type
7	5	5	3 5	7	

Show pos & neg imm examples.

6.6.19 ADDI rd, rs1, imm

1668 Add Immediate

rd
$$\leftarrow$$
 rs1+sx(imm)

pc \leftarrow pc+4

1671 Encoding:

ADDI x1, x7, 4

31 20	19		15	14	1	2 11			7	6						0	
imm[11:0]		rs1		fu	nct3	3		rd				op	coc	de			
$\boxed{0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 0}$	0	0 1	1.1	0	0 (0 (0	0	0,1	0	0	1	0	0	1	1	I-type
12		5			3			5					7				

1674 Before:

1673

$$x7 = 0x111111111$$

1676 After:

x1 = 0x111111115

6.6.20 SLTI rd, rs1, imm

Instruction!SLTI Instruction!SLTIU

Set LessThan Immediate

rd
$$\leftarrow$$
 (rs1 < sx(imm)) ? 1 : 0
pc \leftarrow pc+4

If the sign-extended immediate value is less than the value in the rs1 register then the value 1 is stored in the rd register. Otherwise the value 0 is stored in the rd register.

1684 Encoding:

1678

SLTI x1, x7, 4

1	31 20	19	•	15	14 12	2 11	7	6	0	
	imm[11:0]		rs1		funct3		rd	0	pcode	
	$ \boxed{0} \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0$	0	0 1	1.1	0 1 0	0	0 0 0 1	0 0 1	0 0 1 1	I-type
	12		5		3		5		7	

1687 Before:

1686

$$x7 = 0x111111111$$

1689 After:

x1 = 0x00000000

1691 6.6.21 SLTIU rd, rs1, imm


Set LessThan Immediate Unsigned

$$\begin{array}{lll} & \text{rd} \leftarrow (\text{rs1} < \text{sx(imm)}) ? 1 : 0 \\ & \text{pc} \leftarrow \text{pc+4} \end{array}$$

If the sign-extended immediate value is less than the value in the rs1 register then the value 1 is stored in the rd register. Otherwise the value 0 is stored in the rd register. Both the immediate and rs1 register values are treated as unsigned numbers for the purposes of the comparison.³

1698 Encoding:

SLTIU x1, x7, 4



1701 Before:

1700

$$x7 = 0x81111111$$

1703 After:

x1 = 0x00000001

 $^{^3}$ The immediate value is first sign-extended to XLEN bits then treated as an unsigned number.[1, p. 14]

6.6.22 XORI rd, rs1, imm

Instruction!XORI Instruction!ORI

1706 Exclusive Or Immediate

rd \leftarrow rs1 ^ sx(imm)

pc \leftarrow pc+4

1705

The logical XOR of the sign-extended immediate value and the value in the rs1 register is stored in the rd register.

1711 Encoding:

1712 XORI x1, x7, 4

31 20	19	15	14 12	11 7	6 0	
[mm[11:0]	r	·s1	funct3	rd	opcode	
$ \boxed{0} \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0$	0 0	1 1 1	1 0 0	0 0 0 0 1	0 0 1 0 0 1 1	I-type
12		5	3	5	7	

1714 Before:

1713

1718

x7 = 0x81111111

1716 After:

x1 = 0x81111115

6.6.23 ORI rd, rs1, imm

1719 Or Immediate


rd \leftarrow rs1 | sx(imm)

pc \leftarrow pc+4

The logical OR of the sign-extended immediate value and the value in the rs1 register is stored in the rd register.

1724 Encoding:

ORI x1, x7, 4



1727 Before:

1726

x7 = 0x81111111

1729 After:

x1 = 0x811111115

6.6.24 ANDI rd, rs1, imm

Instruction!ANDI Instruction!SLLI Instruction!SRLI

And Immediate

rd \leftarrow rs1 & sx(imm)

pc \leftarrow pc+4

1731

The logical AND of the sign-extended immediate value and the value in the rs1 register is stored in

the rd register.

1737 Encoding:

1738 ANDI x1, x7, 4

31 20	19	15	14 12	11 7	6 0	
imm[11:0]		rs1	funct3	rd	opcode	
0 0 0 0 0 0 0 0 0 1 0 0	0 0	1 1 1	1 1 1	0 0 0 0 1	0 0 1 0 0 1 1	I-type
12		5	3	5	7	

1740 Before:

1739

x7 = 0x81111111

1742 After:

x1 = 0x811111115

1744 6.6.25 SLLI rd, rs1, shamt

Shift Left Logical Immediate

 $rd \leftarrow rs1 << shamt$


pc \leftarrow pc+4

SLLI is a logical left shift operation (zeros are shifted into the lower bits). The value in rs1 shifted

left shamt number of bits and the result placed into rd. [1, p. 14]

1750 Encoding:

1751 SLLI x7, x3, 2



x3 = 0x81111111

1754 After:

1752

1756

x7 = 0x04444444

6.6.26 SRLI rd, rs1, shamt

Shift Right Logical Immediate

 $_{\text{1758}} \qquad \text{rd} \leftarrow \text{rs1} \text{ >> shamt}$

 $pc \leftarrow pc+4$

Instruction!SRAI Instruction!ADD

SRLI is a logical right shift operation (zeros are shifted into the higher bits). The value in rs1 shifted right shamt number of bits and the result placed into rd. [1, p. 14]

1762 Encoding:

1759

1764

1768

1763 SRLI x7, x3, 2

	31 25	24 20	19 15	14 12 11 7	6 0	
	funct7	shamt	rs1	funct3 rd	opcode	
	$\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$	0 0 0 1 0	0 0 0 1 1	1 0 1 0 0 1 1 1	0 0 1 0 0 1 1	R-type
•	7	5	5	3 5	7	

x3 = 0x81111111

1766 After:

x7 = 0x20444444

6.6.27 SRAI rd, rs1, shamt

Shift Right Arithmetic Immediate


 $rd \leftarrow rs1 >> shamt$

1771 pc ← pc+4

SRAI is a logical right shift operation (zeros are shifted into the higher bits). The value in rs1 shifted right shamt number of bits and the result placed into rd. [1, p. 14]

1774 Encoding:

1775 SRAI x7, x3, 2



x3 = 0x81111111

1778 After:

1776

x7 = 0xe0444444

1780 6.6.28 ADD rd, rs1, rs2

1781 Add

 $rd \leftarrow rs1 + rs2$


pc ← pc+4

ADD performs addition. Overflows are ignored and the low 32 bits of the result are written to rd. [1, p. 15]

1786 Encoding:

Instruction!SUB Instruction!SLL

```
1787 ADD x7, x3, x31
```



 $x_3 = 0x_{11111111} x_{31} = 0x_{222222222}$

1790 After:

1788

x7 = 0xa33333333

1792 6.6.29 SUB rd, rs1, rs2

1793 Subtract

$$rd \leftarrow rs1 - rs2$$

1795 pc ← pc+4

SUB performs subtraction. Underflows are ignored and the low 32 bits of the result are written to

rd. [1, p. 15]

1798 Encoding:

SUB x7, x3, x31

, ,					
31 25	24 20	19 15	14 12 11 7	6 0	
funct7	rs2	rs1	funct3 rd	opcode	
0 1 0 0 0 0 0	1,1 1 1 1	0 0 0 1 1	$\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \end{bmatrix}$	$0 \ 1 \ 1_{\bullet} 0 \ 0 \ 1 \ 1$	R-type
7	5	5	3 5	7	

x3 = 0x83333333 x31 = 0x011111111

1802 After:

1800

1804

x7 = 0x82222222

6.6.30 SLL rd, rs1, rs2

Shift Left Logical

 $rd \leftarrow rs1 \ll rs2$


pc \leftarrow pc+4

SLL performs a logical left shift on the value in register rs1 by the shift amount held in the lower 5

bits of register rs2. [1, p. 15]

1810 Encoding:

1811 SLL x7, x3, x31



Instruction!SLT Instruction!SLTU

x3 = 0x833333333

x31 = 0x00000002

1815 After:

x7 = 0x0ccccc

1817 6.6.31 SLT rd, rs1, rs2

1818 Set Less Than

 $rd \leftarrow (rs1 < rs2) ? 1 : 0$

pc \leftarrow pc+4

SLT performs a signed compare, writing 1 to rd if rs1 < rs2, 0 otherwise. [1, p. 15]

1822 Encoding:

1823 SLT x7, x3, x31

31 25	24 20	19 15	14 12 11 7 6	6 0	
funct7	rs2	rs1	funct3 rd	opcode	
$\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$	1 1 1 1 1	0 0 0 1 1	0 1 0 0 0 1 1 1 0	0 1 1 0 0 1 1	R-type
7	5	5	3 5	7	

x3 = 0x833333333

x31 = 0x00000002

1827 After:

1824

x7 = 0x00000001

1829 6.6.32 SLTU rd, rs1, rs2

1830 Set Less Than Unsigned

rd \leftarrow (rs1 < rs2) ? 1 : 0

pc \leftarrow pc+4

SLTU performs an unsigned compare, writing 1 to rd if rs1 < rs2, 0 otherwise. Note, SLTU rd, x0, rs2


sets rd to 1 if rs2 is not equal to zero, otherwise sets rd to zero (assembler pseudo-op SNEZ rd, rs). [1,

1835 p. 15

1838

1836 Encoding:

1837 SLTU x7, x3, x31



x3 = 0x833333333 x3 = 0x000000002

Instruction!XOR Instruction!SRL

1841 After:

x7 = 0x00000000

1843 6.6.33 XOR rd, rs1, rs2

1844 Exclusive Or


rd \leftarrow rs1 ^ rs2

pc \leftarrow pc+4

XOR performs a bit-wise exclusive or on rs1 and rs2. The result is stored on rd.

1848 Encoding:

1849 XOR x7, x3, x31



x31 = 0x1888ffff

1853 After:

1850

x7 = 0x9bbbcccc

1855 6.6.34 SRL rd, rs1, rs2

1856 Shift Right Logical

rd \leftarrow rs1 >> rs2

pc \leftarrow pc+4

SRL performs a logical right shift on the value in register rs1 by the shift amount held in the lower 5

bits of register rs2. [1, p. 15]

1861 Encoding:

SRL x7, x3, x31

	31						25	24				20	19				15	14		12	11				7	6						0	
			fu	ıncı	t7					rs2					rs1			fı	ınc	t3			rd					op	co	de			
	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	1	1	1	0	1	0	0	1	1	1	0	1	1	0	0	1	1	R-type
1863				7						5					5				3				5						7				

x3 = 0x833333333

x31 = 0x00000010

1866 After:

x7 = 0x00008333

Instruction!SRA Instruction!OR

1868 6.6.35 SRA rd, rs1, rs2

Shift Right Arithmetic

rd
$$\leftarrow$$
 rs1 >> rs2

pc \leftarrow pc+4

SRA performs an arithmetic right shift (the original sign bit is copied into the vacated upper bits) on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2. [1, p. 14, 15]

1874 Encoding:

1875 SLA x7, x3, x31

31	25 24 20	19 15	14 12 11	7 6 0]
funct7	rs2	rs1	funct3 rd	opcode	
0 1 0 0 0 0	0 1 1 1 1 1	0 0 0 1 1	1 0 1 0 0 1 1	1,1 0 1 1,0 0 1 1	R-type
7	5	5	3 5	7	_

x31 = 0x00000010

1879 After:

1876

x7 = 0xffff8333

1881 6.6.36 OR rd, rs1, rs2

1882 Or

rd
$$\leftarrow$$
 rs1 | rs2

pc \leftarrow pc+4

OR is a logical operation that performs a bit-wise OR on register rs1 and rs2 and then places the result in rd. [1, p. 14]

1887 Encoding:

OR x7, x3, x31

	31 25	24 20	19 15	14 12 11 7	6 0	
	funct7	rs2	rs1	funct3 rd	opcode	
	0 0 0 0 0 0 0	1,1 1 1 1	0 0 0 1 1	1 0 1 0 0 1 1 1	0 1 1 0 0 1 1	R-type
1889	7	5	5	3 5	7	

x3 = 0x833333333

x31 = 0x00000440

1892 After:

x7 = 0x83333773

6.6.37AND rd, rs1, rs2

Instruction!AND Instruction!FENCE

And 1895

1894


 $rd \leftarrow rs1 \& rs2$ 1896

 $pc \leftarrow pc+4$ 1897

AND is a logical operation that performs a bit-wise AND on register rs1 and rs2 and then places the 1898 result in rd. [1, p. 14] 1899

Encoding: 1900

AND x7, x3, x311901



x3 = 0x8333333331903

x31 = 0x00000fe21904

After: 1905

1902

1907

1908

1909

1910

1911

1912

1913

1914

1915

1916

1917

1918

1923

x7 = 0x000003221906

FENCE predecessor, successor 6.6.38

The FENCE instruction is used to order device I/O and memory accesses as viewed by other RISC- >> Fix Me: V harts and external devices or co-processors. Any combination of device input (I), device output (O), memory reads (R), and memory writes (W) may be ordered with respect to any combination of the same. Informally, no other RISC-V hart or external device can observe any operation in the successor set following a FENCE before any operation in the predecessor set preceding the FENCE. The execution environment will define what I/O operations are possible, and in particular, which load and store instructions might be treated and ordered as device input and device output operations respectively rather than memory reads and writes. For example, memory-mapped I/O devices will typically be accessed with uncached loads and stores that are ordered using the I and O bits rather than the R and W bits. Instruction-set extensions might also describe new coprocessor I/O instructions that will also be ordered using the I and O bits in a FENCE. [1, p. 21]


Which of the i o rand w goes into each bit? See what gas does

Operation: 1919

1920 $pc \leftarrow pc+4$

Encoding: 1921

FENCE iorw, iorw 1922



6.6.39 FENCE.I

Instruction!FENCE.I Instruction!ECALL Instruction!EBREAK Instruction!CSRRW

The FENCE.I instruction is used to synchronize the instruction and data streams. RISC-V does not guarantee that stores to instruction memory will be made visible to instruction fetches on the same RISC-V hart until a FENCE.I instruction is executed. A FENCE.I instruction only ensures that a subsequent instruction fetch on a RISC-V hart will see any previous data stores already visible to the same RISC-V hart. FENCE.I does not ensure that other RISC-V harts' instruction fetches will observe the local hart's stores in a multiprocessor system. To make a store to instruction memory visible to all RISC-V harts, the writing hart has to execute a data FENCE before requesting that all remote RISC-V harts execute a FENCE.I. [1, p. 21]

1933 Operation:

1924

1925

1926

1927

1928

1929

1930

1931

1932

1937

1938

1939

1940

1941

1942

1943

1944

1947

1948

1949

1950

1951

1952

pc \leftarrow pc+4

1935 Encoding:


1936 FENCE.I

31			28	27			24	23			20	19				15	14		12	11				7	6						0	
					pr	ed			su	.cc							fu	inc	t3								op	co	de			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	1	1	1	1	FENCE
	4	1				1				1				5				3				5						7				

6.6.40 ECALL

The ECALL instruction is used to make a request to the supporting execution environment, which is usually an operating system. The ABI for the system will define how parameters for the environment request are passed, but usually these will be in defined locations in the integer register file. [1, p. 24]

ECALL



6.6.41 EBREAK

The EBREAK instruction is used by debuggers to cause control to be transferred back to a debugging environment. [1, p. 24]

EBREAK




6.6.42 CSRRW rd, csr, rs1

The CSRRW (Atomic Read/Write CSR) instruction atomically swaps values in the CSRs and integer registers. CSRRW reads the old value of the CSR, zero-extends the value to XLEN bits, then writes it to integer register rd. The initial value in rs1 is written to the CSR. If rd=x0, then the instruction

shall not read the CSR and shall not cause any of the side-effects that might occur on a CSR read. [1, p. 22]

Instruction!CSRRS Instruction!CSRRC

CSRRW x3, 2, x15




6.6.43 CSRRS rd, csr, rs1

The CSRRS (Atomic Read and Set Bits in CSR) instruction reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd. The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be set in the CSR. Any bit that is high in rs1 will cause the corresponding bit to be set in the CSR, if that CSR bit is writable. Other bits in the CSR are unaffected (though CSRs might have side effects when written). [1, p. 22]

If rs1=x0, then the instruction will not write to the CSR at all, and so shall not cause any of the side effects that might otherwise occur on a CSR write, such as raising illegal instruction exceptions on accesses to read-only CSRs. Note that if rs1 specifies a register holding a zero value other than x0, the instruction will still attempt to write the unmodified value back to the CSR and will cause any attendant side effects. [1, p. 22]

CSRRS x3, 2, x15




6.6.44 CSRRC rd, csr, rs1

The CSRRC (Atomic Read and Clear Bits in CSR) instruction reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd. The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be cleared in the CSR. Any bit that is high in rs1 will cause the corresponding bit to be cleared in the CSR, if that CSR bit is writable. Other bits in the CSR are unaffected. [1, p. 22]

If rs1=x0, then the instruction will not write to the CSR at all, and so shall not cause any of the side effects that might otherwise occur on a CSR write, such as raising illegal instruction exceptions on accesses to read-only CSRs. Note that if rs1 specifies a register holding a zero value other than x0, the instruction will still attempt to write the unmodified value back to the CSR and will cause any attendant side effects. [1, p. 22]

CSRRC x3, 2, x15



6.6.45 CSRRWI rd, csr, imm

Instruction!CSRRWI Instruction!CSRRSI Instruction!CSRRCI

This instruction is the same as CSRRW except a 5-bit unsigned (zero-extended) immediate value is used rather than the value from a register.

CSRRWI x3, 2, 7

1983

1986

1987

1988

1989

1990

1991

1992

1993

1995

1996

1997

1998

1999

2000

2002


2003

2004

2005

2006

2007




6.6.46 CSRRSI rd, csr, rs1

This instruction is the same as CSRRS except a 5-bit unsigned (zero-extended) immediate value is used rather than the value from a register.

If the uimm[4:0] field is zero, then this instruction will not write to the CSR, and shall not cause any of the side effects that might otherwise occur on a CSR write. For CSRRWI, if rd=x0, then the instruction shall not read the CSR and shall not cause any of the side-effects that might occur on a CSR read. [1, p. 22]

CSRRSI x3. 2. 7




6.6.47 CSRRCI rd, csr, rs1

This instruction is the same as CSRRC except a 5-bit unsigned (zero-extended) immediate value is used rather than the value from a register.

If the uimm[4:0] field is zero, then this instruction will not write to the CSR, and shall not cause any of the side effects that might otherwise occur on a CSR write. For CSRRWI, if rd=x0, then the instruction shall not read the CSR and shall not cause any of the side-effects that might occur on a CSR read. [1, p. 22]

CSRRCI x3, 2, 7



6.7 RV32M Standard Extension

32-bit integer multiply and divide instructions.

6.7.1 MUL rd, rs1, rs2

Instruction!MUL Instruction!MULH Instruction!MULHS Instruction!MULHU Instruction!DIV

Multiply rs1 by rs2 and store the least significant 32-bits of the result in rd.

2010	MUL	x7.	x3,	x31

2008

2011

2012

2014

2015


2017

2018

2020

2021

2023



6.7.2 MULH rd, rs1, rs2

2013 MULH x7, x3, x31

31 25	24 20	19 15	14 12 11 7	6 0	
funct7	rs2	rs1	funct3 rd	opcode	
0 0 0 0 0 0 1	1,1 1 1 1	0 0 1 1 1	0 0 1 0 0 1 1 1 0	0 1 1 0 0 1 1	R-type
7	5	5	3 5	7	

6.7.3 MULHS rd, rs1, rs2

2016 MULHS x7, x3, x31

31 25	24 20	19 15	14 12 11 7	6 0	
funct7	rs2	rs1	funct3 rd	opcode	
0 0 0 0 0 0 1	1,1 1 1 1	0 0 1 1 1	0 1 0 0 0 1 1 1	0 1 1 0 0 1 1	R-type
7	5	5	3 5	7	


6.7.4 MULHU rd, rs1, rs2

2019 MULHU x7, x3, x31

1,10 2110 111, 110	, 1101				
31 25	24 20	19 15	14 12 11 7	6 0	
funct7	rs2	rs1	funct3 rd	opcode	
$\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{bmatrix}$	1,1 1 1 1	0 0 1 1 1	0 1 1 0 0 1 1 1	0 1 1 0 0 1 1	R-type
7	5	5	3 5	7	

6.7.5 DIV rd, rs1, rs2

2022 DIV x7, x3, x31



6.7.6 DIVU rd, rs1, rs2

2025 DIVU x7, x3, x31

2024

2026

2027

2029

2030

2032


2033

2035

2036

2037


2038



Instruction!DIVU Instruction!REM Instruction!REMU RV32A RV32F RV32D


6.7.7 REM rd, rs1, rs2

2028 REM x7, x3, x31



6.7.8 REMU rd, rs1, rs2

2031 REMU x7, x3, x31



6.8 RV32A Standard Extension

32-bit atomic operations.

6.9 RV32F Standard Extension

32-bit IEEE floating point instructions.

6.10 RV32D Standard Extension

64-bit IEEE floating point instructions.

Appendix A

Installing a RISC-V Toolchain

A.1 The GNU Toolchain

- Discuss the GNU toolchain elements used to experiment with the material in this book. 2042
- The instructions and examples here were all implemented on Ubuntu 16.04 LTS. 2043

Install custom code in a location that will not cause interference with other applications and allow

- for easy cleanup. These instructions install the toolchain in /usr/local/riscv. At any time you can remove the lot and start over by executing the following command:
 - rm -rf /usr/local/riscv/*

2045

2047

- Tested on Ubuntu 16.04 LTS. 18.04 was just released... update accordingly. 2048
 - These are the only commands that you should perform as root when installing the toolchain:

```
sudo apt-get install autoconf automake autotools-dev curl libmpc-dev \
2050
     libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
2051
     libtool patchutils bc zlib1g-dev libexpat-dev
2052
     sudo mkdir -p /usr/local/riscv/
     sudo chmod 777 /usr/local/riscv/
2054
```

- All other commands should be executed as a regular user. This will eliminate the possibility of 2055 clobbering system files that should not be touched when tinkering with the toolchain applications. 2056
- To download, compile and "install" the toolchain: 2057

```
# riscv toolchain:
2059
     # https://riscv.org/software-tools/risc-v-gnu-compiler-toolchain/
2061
     git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
     cd riscv-gnu-toolchain
2063
```

Fix Me:

It would be good to find some Mac and Windows users to write and test proper variations on this section to address those systems. Pull requests, welcome!

- ./configure --prefix=/usr/local/riscv/rv32i --with-arch=rv32i --with-abi=ilp32
- 2065 make

2070

- 2066 make install
- Need to discuss augmenting the PATH environment variable.
- $_{2068}$ Discuss the choice of ilp32 as well as what the other variations would do.
- Discuss rv32im and note that the details are found in chapter 6.

A.2 rvddt

Discuss installing the rvddt simulator here.

Appendix B

2075

2076

2078

2081

2082

2085

2086

2088

2089

2091

2093

Floating Point Numbers

B.1 IEEE-754 Floating Point Number Representation

This section provides an overview of the IEEE-754 32-bit binary floating point format.

- Recall that the place values for integer binary numbers are:
 - ... 128 64 32 16 8 4 2 1
- We can extend this to the right in binary similar to the way we do for decimal numbers:
 - ... 128 64 32 16 8 4 2 1 . 1/2 1/4 1/8 1/16 1/32 1/64 1/128 ...
- The '.' in a binary number is a binary point, not a decimal point.
- We use scientific notation as in 2.7×10^{-47} to express either small fractions or large numbers when we are not concerned every last digit needed to represent the entire, exact, value of a number.
- The format of a number in scientific notation is $mantissa \times base^{exponent}$
- In binary we have $mantissa \times 2^{exponent}$
- IEEE-754 format requires binary numbers to be normalized to 1.significand \times 2^{exponent} where the significand is the portion of the mantissa that is to the right of the binary-point.
 - The unnormalized binary value of -2.625 is 10.101
 - The normalized value of -2.625 is 1.0101×2^{1}
- We need not store the '1.' because *all* normalized floating point numbers will start that way. Thus we can save memory when storing normalized values by adding 1 to the significand.

$$\bullet \ -((1+\tfrac{1}{4}+\tfrac{1}{16})\times 2^{128-127}) = -((1+\tfrac{1}{4}+\tfrac{1}{16})\times 2^1) = -(2+\tfrac{1}{2}+\tfrac{1}{8}) = -(2+.5+.125) = -2.625$$

• IEEE754 formats:

2094

2095

2096

2097

2098

2099

2100

2101

2102

2103

2104

2105

2106

2108

2109

2110

2111

2112

2113

2114

2115

2116

2117

2118

2119

2120

	IEEE754 32-bit	IEEE754 64-bit
sign	1 bit	1 bit
exponent	8 bits (excess-127)	11 bits (excess-1023)
mantissa	23 bits	52 bits
max exponent	127	1023
min exponent	-126	-1022

- When the exponent is all ones, the mantissa is all zeros, and the sign is zero, the number represents positive infinity.
- When the exponent is all ones, the mantissa is all zeros, and the sign is one, the number represents negative infinity.
- Note that the binary representation of an IEEE754 number in memory can be compared for magnitude with another one using the same logic as for comparing two's complement signed integers because the magnitude of an IEEE number grows upward and downward in the same fashion as signed integers. This is why we use excess notation and locate the significand's sign bit on the left of the exponent.
- Note that zero is a special case number. Recall that a normalized number has an implied 1-bit to the left of the significand... which means that there is no way to represent zero! Zero is represented by an exponent of all-zeros and a significand of all-zeros. This definition allows for a positive and a negative zero if we observe that the sign can be either 1 or 0.
- On the number-line, numbers between zero and the smallest fraction in either direction are in the *underflow* areas.

Fix Me:

Need to add the standard lecture number-line diagram showing where the over/under-flow areas are and why.

- On the number line, numbers greater than the mantissa of all-ones and the largest exponent allowed are in the *overflow* areas.
- Note that numbers have a higher resolution on the number line when the exponent is smaller.

B.1.1 Floating Point Number Accuracy

Due to the finite number of bits used to store the value of a floating point number, it is not possible to represent every one of the infinite values on the real number line. The following C programs illustrate this point.

B.1.1.1 Powers Of Two

Just like the integer numbers, the powers of two that have bits to represent them can be represented perfectly... as can their sums (provided that the significand requires no more than 23 bits.)

Listing B.1: powersoftwo.c

```
Precise Powers of Two
```

```
2121
       #include <stdio.h>
2122
       #include <stdlib.h>
2123
   2
       #include <unistd.h>
2124
2125
       union floatbin
2126
    5
2127
    6
2128
   7
            unsigned int
                                i;
2129
   8
            float
       }:
2130
   9
```

```
2131 10 | int main()
2132 11
2133 12
            union floatbin
            union floatbin
2134 13
                                у;
                                i;
2135 14
            int
            x.f = 1.0;
2136 15
            while (x.f > 1.0/1024.0)
2137 16
2138 17
                 y.f = -x.f;
2139 18
                 printf("%25.10f = %08x
                                                  %25.10f = %08x\n", x.f, x.i, y.f, y.i);
2140 19
2141 20
                 x.f = x.f/2.0;
            }
2142 21
2143 22
       }
```

Listing B.2: powersoftwo.out Output from powersoftwo.c

```
2145
      1.00000000000 = 3f800000
                                                  -1.00000000000 = bf800000
2146
      0.50000000000 = 3f000000
2147 2
                                                  -0.50000000000 = bf000000
      0.2500000000 = 3e800000
                                                   -0.25000000000 = be8000000
2148 3
2149
      0.1250000000 = 3e000000
                                                  -0.1250000000 = be000000
   4
      0.0625000000 = 3d800000
                                                  -0.0625000000 = bd800000
2150 5
      0.0312500000 = 3d000000
                                                  -0.0312500000 = bd000000
2151 6
      0.0156250000 = 3c800000
                                                  -0.0156250000 = bc800000
2152 7
      0.0078125000 = 3c000000
                                                  -0.0078125000 = bc000000
2153 8
      0.0039062500 = 3b800000
                                                  -0.0039062500 = bb800000
2154
   9
      0.0019531250 = 3b000000
                                                  -0.0019531250 = bb000000
2155 10
```

B.1.1.2 Clean Decimal Numbers

2157

2158 2159

2160

2161

2162

2163

2165

2166

When dealing with decimal values, you will find that they don't map simply into binary floating point values.

Note how the decimal numbers are not accurately represented as they get larger. The decimal number on line 10 of Listing B.4 can be perfectly represented in IEEE format. However, a problem arises in the 11Th loop iteration. It is due to the fact that the binary number can not be represented accurately in IEEE format. Its least significant bits were truncated in a best-effort attempt at rounding the value off in order to fit the value into the bits provided. This is an example of low order truncation. Once this happens, the value of x.f is no longer as precise as it could be given more bits in which to save its value.

Listing B.3: cleandecimal.c Print Clean Decimal Numbers

```
2167
2168
      #include <stdio.h>
      #include <stdlib.h>
2169 2
2170 3
      #include <unistd.h>
2171 4
2172
   5
      union floatbin
2173 6
      {
           unsigned int
2174 7
2175 8
           float
                             f;
      };
2176 9
      int
          main()
2177 10
      ₹
2178 11
           union floatbin
                            х, у;
2179 12
2180 13
           int
                             i;
2181 14
2182 15
           x.f = 10;
           2183 16
2184 17
               y.f = -x.f;
2185 18
```

Listing B.4: cleandecimal.out Output from cleandecimal.c

```
2191
             10.000000000 = 41200000
                                              -10.0000000000 = c1200000
2192
             100.00000000000 = 42c80000
                                             -100.0000000000 = c2c80000
2193
  2
            1000.00000000000 = 447a0000
                                            -1000.00000000000 = c47a0000
2194
  3
2195
           10000.00000000000 = 461c4000
                                           -10000.000000000000 = c61c4000
          100000.00000000000 = 47c35000
                                          2196 5
          1000000.000000000000 = 49742400
                                          -1000000.00000000000000 = c9742400
2197
2198
  7
         10000000.00000000000 = 4b189680
                                         -100000000.0000000000 = ccbebc20
2199
  8
       2200
  9
       10000000000.00000000000000000 = 501502f9
                                      2201 10
       99999997952.0000000000 = 51ba43b7
                                      -99999997952.000000000000000 = d1ba43b7
      2203 12
     9999999827968.00000000000000 = 551184e7
                                     -9999999827968.0000000000000 = d51184e7
2284 13
```

B.1.1.3 Accumulation of Error

2206

2207

2208

2209

2210

2235

These rounding errors can be exaggerated when the number we multiply the x.f value by is, itself, something that can not be accurately represented in IEEE form.¹

➤ Fix Me:

In a lecture one would show that one tenth is a repeating non-terminating binary number that gets truncated. This discussion should be reproduced here in text form.

For example, if we multiply our x.f value by $\frac{1}{10}$ each time, we can never be accurate and we start accumulating errors immediately.

Listing B.5: erroraccumulation.c Accumulation of Error

```
2211
       #include <stdio.h>
2212 1
2213 2
       #include <stdlib.h>
       #include <unistd.h>
   3
2215
   4
       union floatbin
2216 5
2217 6
       {
            unsigned int
                                i;
2218 7
            float
                                f;
2219
    8
       }:
2220 9
       int main()
2221 10
2222 11
            union floatbin
2223 12
2224 13
            int.
                                i:
2225 14
            x.f = .1;
2226 15
            while (x.f \le 2.0)
2227 16
2228 17
                 y.f = -x.f;
2229 18
                 printf("%25.10f = %08x
                                                   %25.10f = %08x\n", x.f, x.i, y.f, y.i);
2230 19
                 x.f += .1;
2231 20
            }
2232 21
2233 22
```

Listing B.6: erroraccumulation.out Output from erroraccumulation.c

¹Applications requiring accurate decimal values, such as financial accounting systems, can use a packed-decimal numeric format to avoid unexpected oddities caused by the use of binary numbers.

```
2236 \ 1 \ | \ 0.1000000015 = 3dccccd
                                                 -0.1000000015 = bdccccd
      0.2000000030 = 3e4cccd
                                                  -0.2000000030 = be4cccd
2237 2
      0.3000000119 = 3e99999a
                                                  -0.3000000119 = be99999a
2238
   3
      0.4000000060 = 3eccccd
                                                  -0.40000000000 = beccccd
2239 4
      0.5000000000 = 3f000000
                                                 -0.50000000000 = bf000000
2240 5
      0.6000000238 = 3f19999a
                                                 -0.6000000238 = bf19999a
2241 6
      0.7000000477 = 3f333334
                                                 -0.7000000477 = bf333334
2242 7
      0.8000000715 = 3f4cccce
                                                 -0.8000000715 = bf4cccce
2243 8
      0.9000000954 = 3f666668
                                                 -0.9000000954 = bf666668
2244 9
      1.0000001192 = 3f800001
                                                 -1.0000001192 = bf800001
2245 10
2246 11
      1.1000001431 = 3f8cccce
                                                 -1.1000001431 = bf8cccce
      1.2000001669 = 3f99999b
                                                  -1.2000001669 = bf99999b
2247 12
2248 13
      1.3000001907 = 3fa66668
                                                  -1.3000001907 = bfa66668
      1.4000002146 = 3fb33335
                                                  -1.4000002146 = bfb33335
2249 14
      1.5000002384 = 3fc00002
                                                  -1.5000002384 = bfc00002
2250 15
2251 16
      1.6000002623 = 3fccccf
                                                 -1.6000002623 = bfccccf
2252 17
      1.7000002861 = 3fd9999c
                                                  -1.7000002861 = bfd9999c
      1.8000003099 = 3fe66669
                                                  -1.8000003099 = bfe66669
     1.9000003338 = 3ff333336
                                                  -1.9000003338 = bff33336
2255 19
```

B.1.2 Reducing Error Accumulation

In order to use floating point numbers in a program without causing excessive rounding problems an algorithm can be redesigned such that the accumulation is eliminated. This example is similar to the previous one, but this time we recalculate the desired value from a known-accurate integer value. Some rounding errors remain present, but they can not accumulate.

Listing B.7: errorcompensation.c

Accumulation of Error

2256

2257

2258

2259

2260

```
2261
       #include <stdio.h>
2262 1
       #include <stdlib.h>
2263 2
2264 3
       #include <unistd.h>
2265 4
       union floatbin
2266 5
2267 6
       {
2268
   7
            unsigned int
                                i;
2269 8
            float
                                f:
       }:
2270 9
       int main()
2271 10
       {
2272 11
2273 12
            union floatbin
                                х, у;
2274 13
            int.
                                i :
2275 14
            i = 1;
2276 15
            while (i <= 20)
2277 16
2278 17
2279 18
                 x.f = i/10.0;
                 y.f = -x.f;
2280 19
2281 20
                 printf("%25.10f = %08x
                                                   %25.10f = %08x\n", x.f, x.i, y.f, y.i);
                 i++:
2282 21
            }
2283 22
            return(0);
2284 23
2285 24
```

Listing B.8: errorcompensation.out

Output from erroraccumulation.c

```
        2287
        0.1000000015 = 3dccccd
        -0.1000000015 = bdccccd

        2289 2
        0.2000000030 = 3e4cccd
        -0.2000000030 = be4cccd

        2290 3
        0.3000000119 = 3e99999a
        -0.3000000119 = be99999a

        2291 4
        0.400000060 = 3eccccd
        -0.400000060 = beccccd

        2292 5
        0.5000000000 = 3f000000
        -0.5000000000 = bf000000
```

```
2293 \ 6 \ | \ 0.6000000238 = 3f19999a
                                                 -0.6000000238 = bf19999a
                                                 -0.6999999881 = bf333333
      0.6999999881 = 3f333333
2294 7
      0.800000119 = 3f4cccd
                                                  -0.8000000119 = bf4cccd
2295 8
      0.8999999762 = 3f666666
                                                 -0.8999999762 = bf666666
2296 9
2297 10 | 1.0000000000 = 3f800000
                                                 -1.00000000000 = bf800000
2298 \ 11 \ | \ 1.1000000238 = 3f8cccd
                                                 -1.1000000238 = bf8cccd
2299 12 | 1.2000000477 = 3f99999a
                                                 -1.2000000477 = bf99999a
2300 13
      1.2999999523 = 3fa66666
                                                 -1.2999999523 = bfa66666
2301 14 | 1.3999999762 = 3fb33333
                                                 -1.3999999762 = bfb33333
2302 15 | 1.5000000000 = 3fc00000
                                                 -1.50000000000 = bfc000000
2303 16 | 1.6000000238 = 3fccccd
                                                 -1.6000000238 = bfccccd
     1.7000000477 = 3fd9999a
                                                 -1.7000000477 = bfd9999a
2304 17
      1.7999999523 = 3fe66666
                                                 -1.7999999523 = bfe66666
2306 19 | 1.8999999762 = 3ff33333
                                                  -1.8999999762 = bff33333
2308 20 2.0000000000 = 40000000
                                                 -2.00000000000 = c00000000
```

Appendix C

The ASCII Character Set

A slightly abriged version of the Linux "ASCII" man(1) page.

C.1 NAME

2311

2312

2313

2314

ascii - ASCII character set encoded in octal, decimal, and hexadecimal

C.2 DESCRIPTION

ASCII is the American Standard Code for Information Interchange. It is a 7-bit code. Many 8-bit codes (e.g., ISO 8859-1) contain ASCII as their lower half. The international counterpart of ASCII is known as ISO 646-IRV.

The following table contains the 128 ASCII characters.

C program '\X' escapes are noted.

2320	Oct	Dec	Hex	Char			Oct	Dec	Hex	Char
2321										
2322	000	0	00	NUL	,/0,	(null character)	100	64	40	0
2323	001	1	01	SOH	(star	rt of heading)	101	65	41	Α
2324	002	2	02	STX	(star	rt of text)	102	66	42	В
2325	003	3	03	ETX	(end	of text)	103	67	43	C
2326	004	4	04	EOT	(end	of transmission)	104	68	44	D
2327	005	5	05	ENQ	(enqu	ıiry)	105	69	45	E
2328	006	6	06	ACK	(ackr	nowledge)	106	70	46	F
2329	007	7	07	BEL	'\a'	(bell)	107	71	47	G
2330	010	8	80	BS	'∖b'	(backspace)	110	72	48	H
2331	011	9	09	HT	'\t'	(horizontal tab)	111	73	49	I
2332	012	10	OA	LF	'\n'	(new line)	112	74	4A	J
2333	013	11	OB	VT	,/^.	(vertical tab)	113	75	4B	K
2334	014	12	OC	FF	¹\f'	(form feed)	114	76	4C	L
2335	015	13	OD	CR	'\r'	(carriage ret)	115	77	4D	M

2336	016	14	ΟE	SO	(shift out)	116	78	4E	N	
2337	017	15	OF	SI	(shift in)	117	79	4F	0	
2338	020	16	10	DLE	(data link escape)	120	80	50	P	
2339	021	17	11		(device control 1)	121	81	51	Q	
2340	022	18	12	DC2	(device control 2)	122	82	52	R	
2341	023	19	13		(device control 3)	123	83	53	S	
2342	024	20	14		(device control 4)	124	84	54	T	
2343	025	21	15		(negative ack.)	125	85	55	U	
2344	026	22	16	SYN	(synchronous idle)	126	86	56	V	
2345	027	23	17	ETB	(end of trans. blk)	127	87	57	W	
2346	030	24	18	CAN	(cancel)	130	88	58	X	
2347	031	25	19	EM	(end of medium)	131	89	59	Y	
2348	032	26	1A	SUB	(substitute)	132	90	5A	Z	
2349	033	27	1B		(escape)	133	91	5B	[
2350	034	28	1C	FS	(file separator)	134	92	5C		,//,
2351	035	29	1D	GS	(group separator)	135	93	5D]	
2352	036	30	1E	RS	(record separator)	136	94	5E	^	
2353	037	31	1F	US	(unit separator)	137	95	5F	_	
2354	040	32	20	SPAC	CE	140	96	60	(
2355	041	33	21	!		141	97	61	a	
2356	042	34	22	"		142	98	62	b	
2357	043	35	23	#		143	99	63	С	
2358	044	36	24	\$		144	100	64	d	
2359	045	37	25	%		145	101	65	е	
2360	046	38	26	&		146	102	66	f	
2361	047	39	27	,		147	103	67	g	
2362	050	40	28	(150	104	68	h	
2363	051	41	29)		151	105	69	i	
2364	052	42	2A	*		152	106	6A	j	
2365	053	43	2B	+		153	107	6B	k	
2366	054	44	2C	,		154	108	6C	1	
2367	055	45	2D	_		155	109	6D	m	
2368	056	46	2E			156	110	6E	n	
2369	057	47	2F	/		157	111	6F	0	
2370	060	48	30	0		160	112	70	p	
2371	061	49	31	1		161	113	71	q	
2372	062	50	32	2		162	114	72	r	
2373	063	51	33	3		163	115	73	s	
2374	064	52	34	4		164	116	74	t	
2375	065	53	35	5		165	117	75	u	
2376	066	54	36	6		166	118	76	v	
2377	067	55	37	7		167	119	77	W	
2378	070	56	38	8		170	120	78	x	
2379	071	57	39	9		171	121	79	У	
2380	072	58	ЗА	:		172	122	7A	Z	
2381	073	59	3B	;		173	123	7B	{	
2382	074	60	3C	<		174	124	7C	-	
2383	075	61	3D	=		175	125	7D	}	
2384	076	62	3E	>		176	126	7E	~	
2385	077	63	3F	?		177	127	7F	DEL	

C.2.1 Tables

2386

2387

2407

2416

For convenience, below are more compact tables in hex and decimal.

```
2 3 4 5 6 7
                                         30 40 50 60 70 80 90 100 110 120
2389
                     0 @ P '
                                              (
                                                 2
                                                         F
                                                            Ρ
               0:
                                      0:
                                                     <
                                                                Z
                                                                    А
                                                                              Х
               1: ! 1 A Q a q
                                                 3
                                                         G
                                      1:
                                              )
                                                            Q
                                                                Γ
                                                                    е
                                                                         0
                                                                              У
2391
               2: " 2 B R b r
                                      2:
                                                 4
                                                     >
                                                         Η
                                                            R
                                                                ١
                                              *
                                                                    f
                                                                         p
                                                                              z
                                                 5
                                                     ?
                                                                ]
               3: # 3 C S c s
                                      3:
                                              +
                                                         Ι
                                                            S
                                                                              {
                                                                    g
                                                                         q
2393
               4: $ 4 D T d t
                                      4:
                                                 6
                                                     @
                                                         J
                                                            Τ
                                                                    h
                                                                         r
                                                                              1
2394
               5: % 5 E U e u
                                      5:
                                          #
                                                 7
                                                     Α
                                                         K
                                                            U
                                                                    i
                                                                              }
                                                                         s
2395
                                                     В
                                                            V
               6: & 6 F V f v
                                      6:
                                          $
                                                 8
                                                         L
                                                                    j
                                                                         t
               7: '7 G W g w
                                      7:
                                          %
                                              /
                                                 9
                                                     С
                                                         М
                                                            W
                                                                a
                                                                    k
                                                                         u
                                                                            DEL
2397
               8: (8 H X h x
                                             0
                                                     D
                                                         N
                                                            Х
                                                                    1
                                      8: &
                                                                b
                                                                         V
2398
                                                     Ε
               9: ) 9 I Y i y
                                             1
                                                 ;
                                                         0
                                                            Y
                                                                С
                                                                         W
2399
               A: * : J Z j z
               B: + ; K [ k {
2401
               C: , < L \setminus 1 |
2402
               D: - = M ] m }
2403
               E: . > N ^ n ~
2404
               F: / ? O _ o DEL
2405
```

C.3 NOTES

C.3.1 History

- An ascii manual page appeared in Version 7 of AT&T UNIX.
- On older terminals, the underscore code is displayed as a left arrow, called backarrow, the caret is displayed as an up-arrow and the vertical bar has a hole in the middle.
- Uppercase and lowercase characters differ by just one bit and the ASCII character 2 differs from the double quote by just one bit, too. That made it much easier to encode characters mechanically or with a non-microcontroller-based electronic keyboard and that pairing was found on old teletypes.
- The ASCII standard was published by the United States of America Stan- dards Institute (USASI) in 1968.

C.4 COLOPHON

This page is part of release 4.04 of the Linux man-pages project. A description of the project, information about reporting bugs, and the latest version of this page, can be found at <a href="http://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp://www.ttp

Appendix D

2422

2423 2424

2425 2426

2427

2429

2431

2438

2439

2440

2441

2443

2445

2448

2449

2450 2451

2452

2453

2454 2455

2456

2457

2458

2459

Attribution 4.0 International

Creative Commons Corporation ("Creative Commons") is not a law firm and does not provide legal services or legal advice. Distribution of Creative Commons public licenses does not create a lawyer-client or other relationship. Creative Commons makes its licenses and related information available on an "as-is" basis. Creative Commons gives no warranties regarding its licenses, any material licensed under their terms and conditions, or any related information. Creative Commons disclaims all liability for damages resulting from their use to the fullest extent possible.

Using Creative Commons Public Licenses

Creative Commons public licenses provide a standard set of terms and conditions that creators and other rights holders may use to share original works of authorship and other material subject to copyright and certain other rights specified in the public license below. The following considerations are for informational purposes only, are not exhaustive, and do not form part of our licenses.

Considerations for licensors: Our public licenses are intended for use by those authorized to give the public permission to use material in ways otherwise restricted by copyright and certain other rights. Our licenses are irrevocable. Licensors should read and understand the terms and conditions of the license they choose before applying it. Licensors should also secure all rights necessary before applying our licenses so that the public can reuse the material as expected. Licensors should clearly mark any material not subject to the license. This includes other CC-licensed material, or material used under an exception or limitation to copyright. More considerations for licensors: http://wiki.creativecommons.org/Considerations_for_licensors

Considerations for the public: By using one of our public licenses, a licensor grants the public permission to use the licensed material under specified terms and conditions. If the licensor's permission is not necessary for any reason-for example, because of any applicable exception or limitation to copyright-then that use is not regulated by the license. Our licenses grant only permissions under copyright and certain other rights that a licensor has authority to grant. Use of the licensed material may still be restricted for other reasons, including because others have copyright or other rights in the material. A licensor may make special requests, such as asking that all changes be marked or described. Although not required by our licenses, you are encouraged to respect those requests where reasonable. More considerations for the public: http://wiki.creativecommons.org/Considerations_for_licensees

Creative Commons Attribution 4.0 International Public License

By exercising the Licensed Rights (defined below), You accept and agree to be bound by the terms and conditions of this Creative Commons Attribution 4.0 International Public License ("Public License"). To the extent this Public License may be interpreted as a contract, You are granted the Licensed Rights in consideration of Your acceptance of these terms and conditions, and the Licensor grants You such rights in consideration of benefits the Licensor receives from making the Licensed Material available under these terms and conditions.

Section 1. Definitions

- a. Adapted Material means material subject to Copyright and Similar Rights that is derived from or based upon the Licensed Material and in which the Licensed Material is translated, altered, arranged, transformed, or otherwise modified in a manner requiring permission under the Copyright and Similar Rights held by the Licensor. For purposes of this Public License, where the Licensed Material is a musical work, performance, or sound recording, Adapted Material is always produced where the Licensed Material is synched in timed relation with a moving image.
- b. Adapter's License means the license You apply to Your Copyright and Similar Rights in Your contributions to Adapted

Material in accordance with the terms and conditions of this Public License.

- c. Copyright and Similar Rights means copyright and/or similar rights closely related to copyright including, without limitation, performance, broadcast, sound recording, and Sui Generis Database Rights, without regard to how the rights are labeled or categorized. For purposes of this Public License, the rights specified in Section 2(b)(1)-(2) are not Copyright and Similar Rights.
- d. Effective Technological Measures means those measures that, in the absence of proper authority, may not be circumvented under laws fulfilling obligations under Article 11 of the WIPO Copyright Treaty adopted on December 20, 1996, and/or similar international agreements.
- e. Exceptions and Limitations means fair use, fair dealing, and/or any other exception or limitation to Copyright and Similar Rights that applies to Your use of the Licensed Material.
- f. Licensed Material means the artistic or literary work, database, or other material to which the Licensor applied this Public License.
- g. Licensed Rights means the rights granted to You subject to the terms and conditions of this Public License, which are limited to all Copyright and Similar Rights that apply to Your use of the Licensed Material and that the Licensor has authority to license.
- h. Licensor means the individual(s) or entity(ies) granting rights under this Public License.
- i. Share means to provide material to the public by any means or process that requires permission under the Licensed Rights, such as reproduction, public display, public performance, distribution, dissemination, communication, or importation, and to make material available to the public including in ways that members of the public may access the material from a place and at a time individually chosen by them.
- j. Sui Generis Database Rights means rights other than copyright resulting from Directive 96/9/EC of the European Parliament and of the Council of 11 March 1996 on the legal protection of databases, as amended and/or succeeded, as well as other essentially equivalent rights anywhere in the world.
- k. You means the individual or entity exercising the Licensed Rights under this Public License. Your has a corresponding meaning.

Section 2. Scope

2460

2462

2463

2464

2466

2467

2468

2470

2471

2472 2473

2474

2475

2477 2478

2479

2481 2482

2484

2485

2486

2487 2488

2489

2490 2491

2492

2493

2494

2495 2496

2497

2498

2499 2500

2501

2502 2503

2504

2505

2506

2507

2510

2511

2512 2513

2514 2515

2516

2517 2518

2519

- a. License grant.
 - 1. Subject to the terms and conditions of this Public License, the Licensor hereby grants You a worldwide, royalty-free, non-sublicensable, non-exclusive, irrevocable license to exercise the Licensed Rights in the Licensed Material to:
 - a. reproduce and Share the Licensed Material, in whole or in part; and
 - b. produce, reproduce, and Share Adapted Material.
 - 2. Exceptions and Limitations. For the avoidance of doubt, where Exceptions and Limitations apply to Your use, this Public License does not apply, and You do not need to comply with its terms and conditions.
 - 3. Term. The term of this Public License is specified in Section 6(a).
 - 4. Media and formats; technical modifications allowed. The Licensor authorizes You to exercise the Licensed Rights in all media and formats whether now known or hereafter created, and to make technical modifications necessary to do so. The Licensor waives and/or agrees not to assert any right or authority to forbid You from making technical modifications necessary to exercise the Licensed Rights, including technical modifications necessary to circumvent Effective Technological Measures. For purposes of this Public License, simply making modifications authorized by this Section 2(a) (4) never produces Adapted Material.
 - 5. Downstream recipients.
 - a. Offer from the Licensor Licensed Material. Every recipient of the Licensed Material automatically receives an offer from the Licensor to exercise the Licensed Rights under the terms and conditions of this Public License.
 - b. No downstream restrictions. You may not offer or impose any additional or different terms or conditions on, or apply any Effective Technological Measures to, the Licensed Material if doing so restricts exercise of the Licensed Rights by any recipient of the Licensed Material.
 - 6. No endorsement. Nothing in this Public License constitutes or may be construed as permission to assert or imply that You are, or that Your use of the Licensed Material is, connected with, or sponsored, endorsed, or granted official status by, the Licensor or others designated to receive attribution as provided in Section 3(a)(1)(A)(i).
- b. Other rights.
 - Moral rights, such as the right of integrity, are not licensed under this Public License, nor are publicity, privacy, and/or other similar personality rights; however, to the extent possible, the Licensor waives and/or agrees not to assert any such rights held by the Licensor to the limited extent necessary to allow You to exercise the Licensed Rights, but not otherwise.
 - 2. Patent and trademark rights are not licensed under this Public License.
 - 3. To the extent possible, the Licensor waives any right to collect royalties from You for the exercise of the Licensed Rights, whether directly or through a collecting society under any voluntary or waivable statutory or compulsory licensing scheme. In all other cases the Licensor expressly reserves any right to collect such royalties.

Section 3. License Conditions

Your exercise of the Licensed Rights is expressly made subject to the following conditions.

a. Attribution.

2520

2522

2523

2524

2525 2526

2527

2528

2529

2530

2531

2532

2533

2534

2535 2536

2537 2538

2539

2540

2541

2545

2546

2547

2548 2549

2550

2551

2552

2553

2554

2555

2556

2557

2558

2559

2560 2561

2564

2568

2569

- 1. If You Share the Licensed Material (including in modified form), You must:
 - a. retain the following if it is supplied by the Licensor with the Licensed Material:
 - i. identification of the creator(s) of the Licensed Material and any others designated to receive attribution, in any reasonable manner requested by the Licensor (including by pseudonym if designated);
 - ii. a copyright notice;
 - iii. a notice that refers to this Public License;
 - iv. a notice that refers to the disclaimer of warranties;
 - v. a URI or hyperlink to the Licensed Material to the extent reasonably practicable;
 - b. indicate if You modified the Licensed Material and retain an indication of any previous modifications; and
 - c. indicate the Licensed Material is licensed under this Public License, and include the text of, or the URI or hyperlink to, this Public License.
- 2. You may satisfy the conditions in Section 3(a)(1) in any reasonable manner based on the medium, means, and context in which You Share the Licensed Material. For example, it may be reasonable to satisfy the conditions by providing a URI or hyperlink to a resource that includes the required information.
- 3. If requested by the Licensor, You must remove any of the information required by Section 3(a)(1)(A) to the extent reasonably practicable.
- 4. If You Share Adapted Material You produce, the Adapter's License You apply must not prevent recipients of the Adapted Material from complying with this Public License.

Section 4. Sui Generis Database Rights

Where the Licensed Rights include Sui Generis Database Rights that apply to Your use of the Licensed Material:

- a. for the avoidance of doubt, Section 2(a)(1) grants You the right to extract, reuse, reproduce, and Share all or a substantial portion of the contents of the database;
- b. if You include all or a substantial portion of the database contents in a database in which You have Sui Generis Database Rights, then the database in which You have Sui Generis Database Rights (but not its individual contents) is Adapted Material; and
- c. You must comply with the conditions in Section 3(a) if You Share all or a substantial portion of the contents of the database.

For the avoidance of doubt, this Section 4 supplements and does not replace Your obligations under this Public License where the Licensed Rights include other Copyright and Similar Rights.

Section 5. Disclaimer of Warranties and Limitation of Liability

- a. UNLESS OTHERWISE SEPARATELY UNDERTAKEN BY THE LICENSOR, TO THE EXTENT POSSIBLE, THE LICENSOR OFFERS THE LICENSED MATERIAL AS-IS AND AS-AVAILABLE, AND MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE LICENSED MATERIAL, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHER. THIS INCLUDES, WITHOUT LIMITATION, WARRANTIES OF TITLE, MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT, ABSENCE OF LATENT OR OTHER DEFECTS, ACCURACY, OR THE PRESENCE OR ABSENCE OF ERRORS, WHETHER OR NOT KNOWN OR DISCOVERABLE. WHERE DISCLAIMERS OF WARRANTIES ARE NOT ALLOWED IN FULL OR IN PART, THIS DISCLAIMER MAY NOT APPLY TO YOU.
- b. TO THE EXTENT POSSIBLE, IN NO EVENT WILL THE LICENSOR BE LIABLE TO YOU ON ANY LEGAL THEORY (INCLUDING, WITHOUT LIMITATION, NEGLIGENCE) OR OTHERWISE FOR ANY DIRECT, SPECIAL, INDIRECT, INCIDENTAL, CONSEQUENTIAL, PUNITIVE, EXEMPLARY, OR OTHER LOSSES, COSTS, EXPENSES, OR DAMAGES ARISING OUT OF THIS PUBLIC LICENSE OR USE OF THE LICENSED MATERIAL, EVEN IF THE LICENSOR HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH LOSSES, COSTS, EXPENSES, OR DAMAGES. WHERE A LIMITATION OF LIABILITY IS NOT ALLOWED IN FULL OR IN PART, THIS LIMITATION MAY NOT APPLY TO YOU.
- c. The disclaimer of warranties and limitation of liability provided above shall be interpreted in a manner that, to the extent possible, most closely approximates an absolute disclaimer and waiver of all liability.

Section 6. Term and Termination

- a. This Public License applies for the term of the Copyright and Similar Rights licensed here. However, if You fail to comply with this Public License, then Your rights under this Public License terminate automatically.
- b. Where Your right to use the Licensed Material has terminated under Section 6(a), it reinstates:
 - 1. automatically as of the date the violation is cured, provided it is cured within 30 days of Your discovery of the violation; or
 - 2. upon express reinstatement by the Licensor.

For the avoidance of doubt, this Section 6(b) does not affect any right the Licensor may have to seek remedies for Your violations of this Public License.

- c. For the avoidance of doubt, the Licensor may also offer the Licensed Material under separate terms or conditions or stop distributing the Licensed Material at any time; however, doing so will not terminate this Public License.
- d. Sections 1, 5, 6, 7, and 8 survive termination of this Public License.

Section 7. Other Terms and Conditions

- a. The Licensor shall not be bound by any additional or different terms or conditions communicated by You unless expressly agreed.
- b. Any arrangements, understandings, or agreements regarding the Licensed Material not stated herein are separate from and independent of the terms and conditions of this Public License.

Section 8. Interpretation

- a. For the avoidance of doubt, this Public License does not, and shall not be interpreted to, reduce, limit, restrict, or impose conditions on any use of the Licensed Material that could lawfully be made without permission under this Public License.
- b. To the extent possible, if any provision of this Public License is deemed unenforceable, it shall be automatically reformed to the minimum extent necessary to make it enforceable. If the provision cannot be reformed, it shall be severed from this Public License without affecting the enforceability of the remaining terms and conditions.
- c. No term or condition of this Public License will be waived and no failure to comply consented to unless expressly agreed to by the Licensor.
- d. Nothing in this Public License constitutes or may be interpreted as a limitation upon, or waiver of, any privileges and immunities that apply to the Licensor or You, including from the legal processes of any jurisdiction or authority.

Creative Commons is not a party to its public licenses. Notwithstanding, Creative Commons may elect to apply one of its public licenses to material it publishes and in those instances will be considered the Licensor. The text of the Creative Commons public licenses is dedicated to the public domain under the CCO Public Domain Dedication. Except for the limited purpose of indicating that material is shared under a Creative Commons public license or as otherwise permitted by the Creative Commons policies published at http://creativecommons.org/policies, Creative Commons does not authorize the use of the trademark "Creative Commons" or any other trademark or logo of Creative Commons without its prior written consent including, without limitation, in connection with any unauthorized modifications to any of its public licenses or any other arrangements, understandings, or agreements concerning use of licensed material. For the avoidance of doubt, this paragraph does not form part of the public licenses.

Creative Commons may be contacted at http://creativecommons.org.

Bibliography

2613

2614

2622

2623

2624

2629

2635

2636

2637

- [1] RISC-V Foundation, The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2, 5 2017. Editors Andrew Waterman and Krste Asanović. viii, 3, 4, 14, 24, 42, 43, 44, 45, 52, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63
 - [2] D. Patterson and A. Waterman, *The RISC-V Reader: An Open Architecture Atlas*. Strawberry Canyon, 11 2017. ISBN: 978-0999249116. viii
- [3] D. Patterson and J. Hennessy, Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Morgan Kaufmann, 4 2017. ISBN: 978-0128122754. viii, 17
- ²⁶¹⁷ [4] W. F. Decker, "A modern approach to teaching computer organization and assembly language programming," SIGCSE Bull., vol. 17, pp. 38–44, 12 1985. viii
- [5] Texas Instruments, SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191,
 SN74LS190, SN74LS191 Synchronous Up/Down Counters With Down/Up Mode Control, 3 1988.
 viii
 - [6] Texas Instruments, SN54154, SN74154 4-line to 16-line Decoders/Demultiplexers, 12 1972. viii
 - [7] Intel, MCS-85 User's Manual, 9 1978. viii
 - [8] Radio Shack, TRS-80 Editor/Assembler Operation and Reference Manual, 1978. viii
- ²⁶²⁵ [9] Motorola, *MC68000 16-bit Microprocessor User's Manual*, 2nd ed., 1 1980. MC68000UM(AD2).
- [10] R. A. Overbeek and W. E. Singletary, Assembler Language With ASSIST. Science Research Associates, Inc., 2nd ed., 1983. viii
 - [11] IBM, IBM System/370 Principals of Operation, 7th ed., 3 1980. viii
- [12] IBM, OS/VS-DOS/VSE-VM/370 Assembler Language, 6th ed., 3 1979. viii
- [13] D. Cohen, "IEN 137, On Holy Wars and a Plea for Peace," Apr. 1980. This note discusses the Big-Endian/Little-Endian byte/bit-order controversy, but did not settle it. A decade later, David V. James in "Multiplexed Buses: The Endian Wars Continue", *IEEE Micro*, **10**(3), 9–21 (1990) continued the discussion. 15
 - [14] R. M. Stallman and the GCC Developer Community, *Using the GNU Compiler Collection (For GCC version 7.3.0)*. Free Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA: GNU Press, 2017. 22
- ²⁶³⁸ [15] RISC-V Foundation, The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 1.10, 5 2017. Editors Andrew Waterman and Krste Asanović.
- ²⁶⁴⁰ [16] P. Dabbelt, S. O'Rear, K. Cheng, A. Waterman, M. Clark, A. Bradbury, D. Horner, M. Nordlund, and K. Merker, *RISC-V ELF psABI specification*, 2017.

²⁶⁴² [17] National Semiconductor Coprporation, Series 32000 Databook, 1986.

Index

2643	\mathbf{A}	2686	MULHU, 64
2644	ALU, 3	2687	OR, 59
2645	ASCII, 74	2688	ORI, 53
		2689	REM, 65
2646	\mathbf{C}	2690	REMU, 65
2647	CPU, 2	2691	SB, 50
	***	2692	SH, 50
2648	H	2693	SLL, 56
2649	hart, 3	2694	SLLI, 54
2650	I	2695	SLT, 57
2651	Instruction	2696	SLTI, 52
2652	ADD, 55	2697	SLTIU, 52
2653	ADDI, 51	2698	SLTU, 57
2654	AND, 60	2699	SRA, 59
2655	ANDI, 54	2700	SRAI, 55
2656	AUIPC, 43	2701	SRL, 58
2657	BEQ, 46	2702	SRLI, 54
2658	BGE, 47	2703	SUB, 56
2659	BGEU, 48	2704	SW, 51
2660	BLT, 47	2705	XOR, 58
2661	BLTU, 48	2706	XORI, 53
2662	BNE, 47	2707	instruction
2663	CSRRC, 62	2708	addi, 25
2664	CSRRCI, 63	2709	ebreak, 24
2665	CSRRS, 62	2710	mv, 27
2666	CSRRSI, 63	2711	nop, 26
2667	CSRRW, 61	2712	instruction cycle, 4
2668	CSRRWI, 63	2713	instruction decode, 5
2669	DIV, 64	2714	instruction execute, 5
2670	DIVU, 65	2715	instruction fetch, 5
2671	EBREAK, 61	2716	ISA, 4
2672	ECALL, 61		
2673	FENCE, 60	2717	O
2674	FENCE.I, 61	2718	objdump, 26
2675	JAL, 44		
2676	JALR, 45	2719	\mathbf{R}
2677	LB, 48	2720	register, 2, 3
2678	LBU, 49	2721	RV32, 34
2679	LH, 49	2722	RV32A, 4, 65
2680	LHU, 50	2723	RV32C, 4
2681	LUI, 43	2724	RV32D, 4, 65
2682	LW, 49	2725	RV32F, 4, 65
2683	MUL, 64	2726	RV32G, 4
2684	MULH, 64	2727	RV32I, 4, 43
2685	MULHS, 64	2728	RV32M, 4, 63

2729 RV32Q, 4 2730 rvddt, 19 2731

Glossary

```
address A numeric value used to uniquely identify each byte of main memory. 2, 84
2733
      alignment Refers to a range of numeric values that begin at a multiple of some number. Primarily
2734
            used when referring to a memory address. For example an alignment of two refers to one or
2735
            more addresses starting at even address and continuing onto subsequent adjacent, increasing
2736
            memory addresses. 16, 84
2737
      big endian A number format where the most significant values are printed to the left of the lesser
2738
            significant values. This is the method that everyone used to write decimal numbers every day.
2739
            20, 21, 84
2740
      binary Something that has two parts or states. In computing these two states are represented by
2741
            the numbers one and zero or by the conditions true and false and can be stored in one bit. 1, 3,
2742
2743
      bit One binary digit. 3, 6, 9, 84
2744
      byte A binary value represented by 8 bits. 2, 6, 84
2745
      CPU Central Processing Unit. 1, 2, 84
2746
      doubleword A binary value represented by 64 bits. 84
2747
      exception An error encountered by the CPU while executing an instruction that can not be com-
2748
            pleted. 16, 84
2749
      fullword A binary value represented by 32 bits. 6, 84
2750
      halfword A binary value represented by 16 bits. 6, 84
2751
      hart Hardware Thread. 3, 84
2752
      hexadecimal A base-16 numbering system whose digits are 0123456789abcdef. The hex digits (hits)
2753
            are not case-sensitive. 20, 21, 84
2754
      high order bits Some number of MSBs. 84
2755
      hit One hex digit. 9, 10, 84
2756
      ISA Instruction Set Architecture. 3, 4, 84
2757
      LaTeX Is a mark up language specially suited for scientific documents. 84
2758
```

```
little endian A number format where the least significant values are printed to the left of the more
2759
            significant values. This is the opposite ordering that everyone learns in grade school when
2760
            learning how to count. For example a big endian number written as "1234" would be written in
2761
           little endian form as "4321". 84
2762
      low order bits Some number of LSBs. 84
2763
      LSB Least Significant Bit. 11, 35, 38, 40, 84
2764
      machine language The instructions that are executed by a CPU that are expressed in the form of
2765
            binary values. 1, 84
2766
      mnemonic A method used to remember something. In the case of assembly language, each machine
2767
            instruction is given a name so the programmer need not memorize the binary values of each
            machine instruction. 1, 84
2769
      MSB Most Significant Bit. 11, 12, 34, 35, 40, 84
2770
      overflow The situation where the result of an addition or subtraction operation is approaching pos-
2771
            itive or negative infinity and exceeds the number of bits allotted to contain the result. This is
2772
            typically caused by high-order truncation. 12, 69, 84
2773
      program A ordered list of one or more instructions. 1, 84
2774
      quadword A binary value represented by 128 bits. 84
2775
      register A unit of storage inside a CPU with the capacity of XLEN bits. 2, 84
2776
      RV32 Short for RISC-V 32. The number 32 refers to the XLEN. 43, 84
2777
      RV64 Short for RISC-V 64. The number 64 refers to the XLEN. 84
2778
      rvddt A RV32I simulator and debugging tool inspired by the simplicity of the Dynamic Debugging
2779
            Tool (ddt) that was part of the CP/M operating system. 19, 84
2780
      thread An stream of instructions. When plural, it is used to refer to the ability of a CPU to execute
2781
            multiple instruction streams at the same time. 3, 84
2782
      underflow The situation where the result of an addition or subtraction operation is approaching
2783
            zero and exceeds the number of bits allotted to contain the result. This is typically caused by
2784
           low-order truncation. 69, 84
2785
      XLEN The number of bits a RISC-V x integer register (such as x0). For RV32 XLEN=32, RV64
2786
            XLEN=64 etc. 39, 40, 84
```

2787