RISC-V Assembly Language Programming

(Draft v0.1-36-g8be5378)

John Winans jwinans@niu.edu

May 17, 2018

- 6 Copyright © 2018 John Winans
- 7 This document is made available under a Creative Commons Attribution 4.0 International License. See
- 8 Appendix D for more information.
- 9 Download your own copy of this book from github here: https://github.com/johnwinans/rvalp.
- This document may contain inaccuracies or errors. The author provides no guarantee regarding the accuracy of this document's contents. If you discover that this document contains errors, please notify
- 12 the author.

→ Fix Me:

Need to say something about trademarks for things mentioned in this text

Contents

| 16 | Pr | reface | e | | viii | | | | | | | | |
|----|----|--------|-----------|-----------------------------------|------|--|--|--|--|--|--|--|--|
| 17 | 1 | Intr | roduction | | | | | | | | | | |
| 18 | | 1.1 | The D | rigital Computer | . 1 | | | | | | | | |
| 19 | | | 1.1.1 | Storage Systems | . 1 | | | | | | | | |
| 20 | | | | 1.1.1.1 Volatile Storage | . 1 | | | | | | | | |
| 21 | | | | 1.1.1.2 Non-Volatile Storage | . 2 | | | | | | | | |
| 22 | | | 1.1.2 | CPU | . 2 | | | | | | | | |
| 23 | | | | 1.1.2.1 Execution Unit | . 2 | | | | | | | | |
| 24 | | | | 1.1.2.2 Arithmetic and Logic Unit | . 3 | | | | | | | | |
| 25 | | | | 1.1.2.3 Registers | . 3 | | | | | | | | |
| 26 | | | | 1.1.2.4 Harts | . 3 | | | | | | | | |
| 27 | | | 1.1.3 | Peripherals | . 3 | | | | | | | | |
| 28 | | 1.2 | Instru | ction Set Architecture | . 4 | | | | | | | | |
| 29 | | | 1.2.1 | RV Base Modules | . 4 | | | | | | | | |
| 30 | | | 1.2.2 | Extension Modules | . 4 | | | | | | | | |
| 31 | | 1.3 | How t | he CPU Executes a Program | . 4 | | | | | | | | |
| 32 | | | 1.3.1 | Instruction Fetch | . 5 | | | | | | | | |
| 33 | | | 1.3.2 | Instruction Decode | . 5 | | | | | | | | |
| 34 | | | 1.3.3 | Instruction Execute | . 5 | | | | | | | | |
| | 2 | NI | nd one | and Stanage Systems | 6 | | | | | | | | |
| 35 | 4 | | | and Storage Systems an Functions | _ | | | | | | | | |
| 36 | | 2.1 | | | | | | | | | | | |
| 37 | | | 2.1.1 | NOT | | | | | | | | | |
| 38 | | | 2.1.2 | AND | | | | | | | | | |
| 39 | | | 2.1.3 | OR | | | | | | | | | |
| 40 | | | 2.1.4 | XOR | | | | | | | | | |
| 41 | | 2.2 | | rs and Counting | | | | | | | | | |
| 42 | | | 2.2.1 | Converting Between Bases | | | | | | | | | |
| 43 | | | | 2.2.1.1 From Binary to Decimal | . 9 | | | | | | | | |

| 44 | | | 2.2.1.2 From Binary to Hexadecimal | 10 |
|--|----------|--|--|--|
| 45 | | | 2.2.1.3 From Hexadecimal to Binary | 10 |
| 46 | | | 2.2.1.4 From Decimal to Binary | 11 |
| 47 | | | 2.2.1.5 From Decimal to Hex | 11 |
| 48 | | | 2.2.2 Addition of Binary Numbers | 11 |
| 49 | | | 2.2.3 Signed Numbers | 12 |
| 50 | | | 2.2.3.1 Converting between Positive and Negative | 12 |
| 51 | | | 2.2.4 Subtraction of Binary Numbers | 13 |
| 52 | | | 2.2.5 Truncation and Overflow | 14 |
| 53 | | 2.3 | Sign and Zero Extension | 15 |
| 54 | | 2.4 | Shifting | 15 |
| 55 | | 2.5 | Main Memory Storage | 15 |
| 56 | | | 2.5.1 Memory Dump | 15 |
| 57 | | | 2.5.2 Big Endian Representation | 15 |
| 58 | | | 2.5.3 Little Endian Representation | 16 |
| 59 | | | 2.5.4 Character Strings and Arrays | 16 |
| 60 | | | 2.5.5 Context is Important! | 16 |
| 61 | | | 2.5.6 Alignment | 16 |
| 62 | | | 2.5.7 Instruction Alignment | 16 |
| | | | | |
| | 9 | The | Floments of a Assembly Language Drogram | |
| 63 | 3 | | e Elements of a Assembly Language Program | 17 |
| 64 | 3 | 3.1 | Assembly Language Statements | 1 7 17 |
| 64 65 | 3 | 3.1 3.2 | Assembly Language Statements | 17 17 17 |
| 64 65 66 | 3 | 3.1 3.2 3.3 | Assembly Language Statements | 17 17 17 |
| 64 65 | 3 | 3.1 3.2 | Assembly Language Statements | 17 17 17 |
| 64 65 66 | 3 | 3.1 3.2 3.3 3.4 | Assembly Language Statements | 17 17 17 |
| 64 65 66 67 | 4 | 3.1 3.2 3.3 3.4 Usin | Assembly Language Statements | 17 17 17 17 18 21 |
| 64 65 66 67 68 | | 3.1 3.2 3.3 3.4 Usin | Assembly Language Statements | 17 17 17 17 18 21 |
| 64 65 66 67 68 69 | 4 | 3.1 3.2 3.3 3.4 Usin Wri 5.1 | Assembly Language Statements | 17 17 17 17 18 21 23 |
| 64 65 66 67 68 69 70 71 | 4 | 3.1 3.2 3.3 3.4 Usin Wri 5.1 5.2 | Assembly Language Statements Memory Layout A Sample Program Source Listing Running a Program With rvddt Iting RISC-V GNU Toolchain Using addi to Set Register Values Using ebreak to Stopping rvddt Execution | 17 17 17 17 18 21 23 23 |
| 64 65 66 67 68 69 70 71 | 4 | 3.1 3.2 3.3 3.4 Usin Wri 5.1 5.2 5.3 | Assembly Language Statements Memory Layout A Sample Program Source Listing Running a Program With rvddt Iting RISC-V GNU Toolchain Using addi to Set Register Values Using ebreak to Stopping rvddt Execution Other Instructions With Immediate Operands | 177 177 177 18 21 23 23 23 23 |
| 64 65 66 67 68 69 70 71 72 | 4 | 3.1 3.2 3.3 3.4 Usin Wri 5.1 5.2 5.3 5.4 | Assembly Language Statements Memory Layout A Sample Program Source Listing Running a Program With rvddt Iting RISC-V GNU Toolchain Using addi to Set Register Values Using ebreak to Stopping rvddt Execution Other Instructions With Immediate Operands Transferring Data Between Registers and Memory | 177 177 177 18 21 23 23 23 24 |
| 64 65 66 67 68 69 70 71 72 73 | 4 | 3.1 3.2 3.3 3.4 Usin 5.1 5.2 5.3 5.4 5.5 | Assembly Language Statements Memory Layout A Sample Program Source Listing Running a Program With rvddt Iting RISC-V GNU Toolchain Iting RISC-V Programs Using addi to Set Register Values Using ebreak to Stopping rvddt Execution Other Instructions With Immediate Operands Transferring Data Between Registers and Memory RR operations | 177 177 177 18 21 23 23 23 24 24 |
| 64 65 66 67 68 69 70 71 72 73 74 | 4 | 3.1 3.2 3.3 3.4 Usin 5.1 5.2 5.3 5.4 5.5 5.6 | Assembly Language Statements Memory Layout A Sample Program Source Listing Running a Program With rvddt Iting RISC-V GNU Toolchain Iting RISC-V Programs Using addi to Set Register Values Using ebreak to Stopping rvddt Execution Other Instructions With Immediate Operands Transferring Data Between Registers and Memory RR operations Setting values to large values using lui with addi | 177 177 177 18 21 23 23 23 24 24 24 |
| 64 65 66 67 68 69 70 71 72 73 74 75 | 4 | 3.1 3.2 3.3 3.4 Usin Wri 5.1 5.2 5.3 5.4 5.5 5.6 5.7 | Assembly Language Statements Memory Layout A Sample Program Source Listing Running a Program With rvddt Iting RISC-V GNU Toolchain Iting RISC-V Programs Using addi to Set Register Values Using ebreak to Stopping rvddt Execution Other Instructions With Immediate Operands Transferring Data Between Registers and Memory RR operations Setting values to large values using lui with addi Labels and Branching | 17 17 17 18 21 23 23 23 24 24 24 25 |
| 64 65 66 67 68 69 70 71 72 73 74 | 4 | 3.1 3.2 3.3 3.4 Usin 5.1 5.2 5.3 5.4 5.5 5.6 | Assembly Language Statements Memory Layout A Sample Program Source Listing Running a Program With rvddt Iting RISC-V GNU Toolchain Iting RISC-V Programs Using addi to Set Register Values Using ebreak to Stopping rvddt Execution Other Instructions With Immediate Operands Transferring Data Between Registers and Memory RR operations Setting values to large values using lui with addi | 177 177 178 21 23 23 23 24 24 24 25 25 |

| 80 | | 5.11 | The Linker and Relaxation | 26 |
|-----|---|------|---|----|
| 81 | | 5.12 | pic and nopic | 27 |
| 82 | 6 | RV3 | 2 Machine Instructions | 28 |
| 83 | | 6.1 | Introduction | 28 |
| 84 | | 6.2 | Conventions and Terminology | 28 |
| 85 | | | 6.2.1 XLEN | |
| 86 | | | 6.2.2 sx(val) | 28 |
| 87 | | | 6.2.3 zx(val) | 29 |
| 88 | | | 6.2.4 zr(val) | 29 |
| 89 | | | 6.2.5 Sign Extended Left and Zero Extend Right | 30 |
| 90 | | | $6.2.6 m8 (addr) \dots \dots \dots \dots \dots \dots \dots \dots \dots $ | 30 |
| 91 | | | $6.2.7 m16 (addr) \ldots \ldots$ | 31 |
| 92 | | | $6.2.8 m32 (addr) \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$ | 31 |
| 93 | | | $6.2.9 m64 (addr) \ \ldots \ $ | 31 |
| 94 | | | $6.2.10\ \mathrm{m}128(\mathrm{addr})\ \dots \dots$ | 31 |
| 95 | | | 6.2.11 .+offset | 31 |
| 96 | | | 6.2.12offset | 31 |
| 97 | | | 6.2.13 pc | 31 |
| 98 | | | 6.2.14 rd | 31 |
| 99 | | | 6.2.15 rs1 | 32 |
| 100 | | | 6.2.16 rs2 | 32 |
| 101 | | | 6.2.17 imm | 32 |
| 102 | | | $6.2.18 \hspace{0.1cm} rsN[h:l] \hspace{0.1cm} \ldots 0.1c$ | 32 |
| 103 | | 6.3 | Addressing Modes | 32 |
| 104 | | 6.4 | Instruction Encoding Formats | 32 |
| 105 | | | 6.4.1 U Type | 32 |
| 106 | | | 6.4.2 J Type | 34 |
| 107 | | | 6.4.3 R Type | 35 |
| 108 | | | 6.4.4 I Type | 35 |
| 109 | | | 6.4.5 S Type | 35 |
| 110 | | | 6.4.6 B Type | |
| 111 | | | 6.4.7 CPU Registers | 35 |
| 112 | | 6.5 | memory | 36 |
| 113 | | 6.6 | RV32I Base Instruction Set | |
| 114 | | | 6.6.1 LUI rd, imm | |
| 115 | | | 6.6.2 AUIPC rd, imm | 37 |
| 116 | | | 6.6.3 JAL rd, imm | 38 |

| 117 | 6.6.4 | JALR rd, rs1, imm | 39 |
|-----|--------|------------------------------|----|
| 118 | 6.6.5 | BEQ rs1, rs2, imm | 40 |
| 119 | 6.6.6 | BNE rs1, rs2, imm | 41 |
| 120 | 6.6.7 | BLT rs1, rs2, imm | 41 |
| 121 | 6.6.8 | BGE rs1, rs2, imm | 41 |
| 122 | 6.6.9 | BLTU rs1, rs2, imm | 42 |
| 123 | 6.6.10 | BGEU rs1, rs2, imm | 42 |
| 124 | 6.6.11 | LB rd, imm(rs1) \dots | 43 |
| 125 | 6.6.12 | LH rd, imm(rs1) | 43 |
| 126 | 6.6.13 | LW rd, imm(rs1) | 43 |
| 127 | 6.6.14 | LBU rd, imm(rs1) | 44 |
| 128 | 6.6.15 | LHU rd, imm(rs1) | 44 |
| 129 | 6.6.16 | SB rs2, imm(rs1) | 44 |
| 130 | 6.6.17 | SH rs2, imm(rs1) | 45 |
| 131 | 6.6.18 | SW rs2, imm(rs1) | 45 |
| 132 | 6.6.19 | ADDI rd, rs1, imm | 45 |
| 133 | 6.6.20 | SLTI rd, rs1, imm | 46 |
| 134 | 6.6.21 | SLTIU rd, rs1, imm | 46 |
| 135 | 6.6.22 | XORI rd, rs1, imm | 47 |
| 136 | 6.6.23 | ORI rd, rs1, imm | 47 |
| 137 | 6.6.24 | ANDI rd, rs1, imm | 48 |
| 138 | 6.6.25 | SLLI rd, rs1, shamt | 48 |
| 139 | 6.6.26 | SRLI rd, rs1, shamt | 49 |
| 140 | 6.6.27 | SRAI rd, rs1, shamt | 49 |
| 141 | 6.6.28 | ADD rd, rs1, rs2 | 50 |
| 142 | 6.6.29 | SUB rd, rs1, rs2 | 50 |
| 143 | 6.6.30 | SLL rd, rs1, rs2 | 51 |
| 144 | 6.6.31 | SLT rd, rs1, rs2 | 51 |
| 145 | 6.6.32 | SLTU rd, rs1, rs2 | 52 |
| 146 | 6.6.33 | XOR rd, rs1, rs2 | 52 |
| 147 | 6.6.34 | SRL rd, rs1, rs2 | 53 |
| 148 | 6.6.35 | SRA rd, rs1, rs2 | 53 |
| 149 | 6.6.36 | OR rd, rs1, rs2 | 54 |
| 150 | 6.6.37 | AND rd, rs1, rs2 | 54 |
| 151 | 6.6.38 | FENCE predecessor, successor | 55 |
| 152 | 6.6.39 | FENCE.I | 55 |
| 153 | 6.6.40 | ECALL | 56 |
| 154 | 6.6.41 | EBREAK | 56 |

| 155 | | | 6.6.42 CSRRW rd, csr, rs1 | 56 |
|-----|--------------|------------------|---|----|
| 156 | | | 6.6.43 CSRRS rd, csr, rs1 | 56 |
| 157 | | | 6.6.44 CSRRC rd, csr, rs1 | 57 |
| 158 | | | 6.6.45 CSRRWI rd, csr, imm | 57 |
| 159 | | | 6.6.46 CSRRSI rd, csr, rs1 | 57 |
| 160 | | | 6.6.47 CSRRCI rd, csr, rs1 | 58 |
| 161 | | 6.7 | RV32M Standard Extension | 58 |
| 162 | | | 6.7.1 MUL rd, rs1, rs2 | 58 |
| 163 | | | 6.7.2 MULH rd, rs1, rs2 | 58 |
| 164 | | | 6.7.3 MULHS rd, rs1, rs2 | 59 |
| 165 | | | 6.7.4 MULHU rd, rs1, rs2 | 59 |
| 166 | | | 6.7.5 DIV rd, rs1, rs2 | 59 |
| 167 | | | 6.7.6 DIVU rd, rs1, rs2 | 59 |
| 168 | | | 6.7.7 REM rd, rs1, rs2 | 59 |
| 169 | | | 6.7.8 REMU rd, rs1, rs2 | 60 |
| 170 | | 6.8 | RV32A Standard Extension | 60 |
| 171 | | 6.9 | RV32F Standard Extension | 60 |
| 172 | | 6.10 | RV32D Standard Extension | 60 |
| 173 | Δ | Inst | alling a RISC-V Toolchain | 61 |
| 174 | | | - | 61 |
| 175 | | | | 62 |
| 1.0 | | | | - |
| 176 | В | Floa | ting Point Numbers | 63 |
| 177 | | B.1 | IEEE-754 Floating Point Number Representation | 63 |
| 178 | | | B.1.1 Floating Point Number Accuracy | 64 |
| 179 | | | B.1.1.1 Powers Of Two | 64 |
| 180 | | | B.1.1.2 Clean Decimal Numbers | 65 |
| 181 | | | | 66 |
| 182 | | | B.1.2 Reducing Error Accumulation | 67 |
| 183 | \mathbf{C} | The | ASCII Character Set | 69 |
| 184 | Ĭ | | | 69 |
| 185 | | | | 69 |
| 186 | | Ŭ. 2 | | 71 |
| 187 | | C.3 | | 71 |
| 188 | | | | 71 |
| 189 | | C.4 | | 71 |
| | | - · - | | |
| 190 | \mathbf{D} | Attr | ribution 4.0 International | 72 |

| 191 | Bibliography | 7 6 |
|-----|--------------|------------|
| 192 | Index | 77 |
| 193 | Glossary | 79 |

4 Preface

195 I set out to this book because I couldn't find it in a single volume elsewhere.

The closest thing to what I sought when deciding to collect my thoughts into this document would be select portions of *The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version* 2.2[1], The RISC-V Reader[2], and Computer Organization and Design RISC-V Edition: The Hardware Software Interface[3].

There are some terse guides around the Internet that are suitable for those that already know an assembly language. With all the (deserved) excitement brewing over system organization (and the need to compress the time out of university courses targeting assembly language programming [4]), it is no surprise that RISC-V texts for the beginning assembly programmer are not (yet) available.

When I got started in computing I learned how to count in binary in a high school electronics course using data sheets for integrated circuits such as the 74191[5] and 74154[6] prior to knowing that assembly language even existed.

I learned assembler from data sheets and texts (that are still sitting on my shelves) such as:

- The MCS-85 User's Manual [7]
 - The EDTASM Manual[8]

209

210

211

212

213

214

- The MC68000 User's Manual [9]
- Assembler Language With ASSIST[10]
- IBM System/370 Principals of Operation[11]
- OS/VS-DOS/VSE-VM/370 Assembler Language[12]
 - ... and several others

One way or another all of them discuss each CPU instruction in excruciating detail with both a logical and narrative description. For RISC-V this is also the case for the RISC-V Reader[2] and the Computer Organization and Design RISC-V Edition[3] books and is also present in this text (I consider that to be the minimal level of responsibility.)

Where I hope this text will differentiate itself from the existing RISC-V titles is in its attempt to address the needs of those learning assembly language for the first time. To this end I have primed this project with some of the material from old handouts I used when teaching assembly language programming in the late '80s.

Chapter 1

$_{22}$ Introduction

At its core, a digital computer has at least one Central Processing Unit (CPU). A CPU executes a continuous stream of instructions called a program. These program instructions are expressed in what is called machine language. Each machine language instruction is a binary value. In order to provide a method to simplify the management of machine language programs a symbolic mapping is provided where a mnemonic can be used to specify each machine instruction and any of its parameters... rather than require that programs be expressed as a series of binary values. A set of mnemonics, parameters and rules for specifying their use for the purpose of programming a CPU is called an Assembly Language.

1.1 The Digital Computer

- There are different types of computers. A *digital* computer is the type that most people think of when they hear the word *computer*. Other varieties of computers include *analog* and *quantum*.
- A digital computer is one that that processes data that are represented using numeric values (digits), most commonly expressed in binary (ones and zeros) form.
- This text focuses on digital computing.
- A typical digital computer is composed of storage systems (memory, disc drives, USB drives, etc.), a CPU (with one or more cores), input peripherals (a keyboard and mouse) and output peripherals (display, printer or speakers.)

1.1.1 Storage Systems

- 242 Computer storage systems are used to hold the data and instructions for the CPU.
- Types of computer storage can be classified into two categories: volatile and non-volatile.

4 1.1.1.1 Volatile Storage

Volatile storage is characterized by the fact that it will lose its contents (forget) any time that it is powered off.

One type of volatile storage is provided inside the CPU itself in small blocks called registers. These registers are used to hold individual data values that can be manipulated by the instructions that are 248 executed by the CPU.

- Another type of volatile storage is main memory. Main memory is connected to a computer's CPU and 250 is used to hold the data and instructions that can not fit into the CPU registers.
- Typically, a CPU's registers can hold tens of data values while the main memory can contain many billions of data values.
- To keep track of the data values, each register is assigned a number and the main memory is broken up into small blocks called bytes that are also each assigned number called an address (an address is often referred to as a location.
- A CPU can process data in a register at a speed that can be an order of magnitude faster than the rate that it can process (specifically, transfer data and instructions to and from) the main memory.
- Register storage costs an order of magnitude more to manufacture than main memory. While it is desirable to have many registers the economics dictate that the vast majority of volatile computer storage 260 be provided in its main memory. As a result, optimizing the copying of data between the registers and 261 main memory is a desirable trait of good programs.

1.1.1.2 Non-Volatile Storage

- Non-volatile storage is characterized by the fact that it will NOT lose its contents when it is powered 265
- Common types of non-volatile storage are disc drives, flash cards and USB drives. Prices can vary widely 266 depending on size and transfer speeds.
- It is typical for a computer system's non-volatile storage to operate more slowly than its main memory.
- This text is not particularly concerned with non-volatile storage.

CPU 1.1.2

The CPU is a collection of registers and circuitry designed manipulate the register data and to exchange Fix Me: data and instructions with the storage system. The instructions that are read from the main memory tell the CPU to perform various mathematic and logical operations on the data in its registers and where here. 273 to save the results of those operations.

Add a block diagram of the CPU components described

Execution Unit 1.1.2.1

The part of a CPU that coordinates all aspects of the operations of each instruction is called the execution unit. It is what performs the transfers of instructions and data between the CPU and the main memory 277 and tells the registers when they are supposed to either store or recall data being transferred. The execution unit also controls the ALU (Arithmetic and Logic Unit).

1.1.2.2 Arithmetic and Logic Unit

ALU register hart

When an instruction manipulates data by performing things like an *addition*, *subtraction*, *comparison* or other similar operations, the ALU is what will calculate the sum, difference, and so on... under the control of the execution unit.

284 1.1.2.3 Registers

In the RV32 CPU there are 31 general purpose registers that each contain 32 bits (where each bit is one binary digit value of one or zero) and a number of special-purpose registers. Each of the general purpose registers is given a name such as x1, x2, ... on up to x31 (general purpose refers to the fact that the CPU itself does not prescribe any particular function to any these registers.) Two important special-purpose registers are x0 and pc.

Register x0 will always represent the value zero or logical *false* no matter what. If any instruction tries to change the value in x0 the operation will fail. The need for *zero* is so common that, other than the fact that it is hard-wired to zero, the x0 register is made available as if it were otherwise a general purpose register.¹

The pc register is called the *program counter*. The CPU uses it to remember the memory address where its program instructions are located.

The number of bits in each register is defined by the Instruction Set Architecture (ISA).

▶ Fix Me:

Say something about XLEN?

$_{ m 297}$ 1.1.2.4 Harts

- Analogous to a *core* in other types of CPUs, a *hart* (hardware thread) in a RISC-V CPU refers to the collection of 32 registers, instruction execution unit and ALU.
- When more than one hart is present in a CPU, a different stream of instructions can be executed on each hart all at the same time. Programs that are written to take advantage of this are called *multithreaded*.
- This text will primarily focus on CPUs that have only one hart.

$_{\scriptscriptstyle 03}$ 1.1.3 Peripherals

- A peripheral is a device that is not a CPU or main memory. They are typically used to transfer information/data into and out of the main memory.
- This text is not particularly concerned with the peripherals of a computer system other than in those sections where instructions are discussed whose purpose is to address the needs of a peripheral device.

³⁰⁸ Such instructions are used to initiate, execute and/or synchronize data transfers.

¹Having a special *zero* register allows the total set of instructions that the CPU can execute to be simplified. Thus reducing its complexity, power consumption and cost.

Instruction Set Architecture 1.2

ISA RV32I RV32M

The catalog of rules that describes the details of the instructions and features that a given CPU provides is called its Instruction Set Architecture (ISA). 311

RV32A RV32F

An ISA is typically expressed in terms of the specific meaning of each binary instruction that a CPU can recognize and how it will process each one.

RV32D RV32Q RV32C RV32G

The RISC-V ISA is defined as a set of modules. The purpose of dividing the ISA into modules is to

instruction cycle

allow an implementer to select which features to incorporate into a CPU design. 315

Any given RISC-V implementation must provide one of the base modules and zero or more of the 316 extension modules. 317

1.2.1RV Base Modules

313

- The base modules are RV32I (32-bit general purpose), RV32E (32-bit embedded), RV64I (64-bit general 319 purpose) and RV128I (128-bit general purpose).
- These base modules provide the minimal functional set of integer operations needed to execute a useful application. The differing bit-widths address the needs of different main-memory sizes.
- This text primarily focuses on the RV32I base module and how to program it.

1.2.2Extension Modules

- RISC-V extension modules may be included by an implementer interested in optimizing a design for one or more purposes. 326
- Available extension modules include M (integer math), A (atomic), F (32-bit floating point), D (64-bit 327 floating point), Q (128-bit floating point), C (compressed size instructions) and others.
- The extension name G is used to represent the combined set of IMAFD extensions as it is expected to 329 be a common combination. 330

How the CPU Executes a Program 1.3

- The process of executing a program is continuously repeating series of instruction cycles that are each 332 comprised of a fetch, decode and execute phase.
- The current status of a CPU hart is entirely embodied in the data values that are stored in its registers at any moment in time. Of particular interest to an executing a program is the pc register. The pc 335 contains the memory address containing the instruction that the CPU is currently executing.²
- For this to work, the instructions to be executed must have been previously stored in adjacent main 337 memory locations and the address of the first instruction placed into the pc register.

²In the RISC-V ISA the pc register points to the *current* instruction where in most other designs, the pc register points to the next instruction.

39 1.3.1 Instruction Fetch

instruction fetch instruction decode instruction execute

- In order to *fetch* an instruction from the main memory the CPU must have a method to identify which instruction should be fetched and a method to fetch it.
- Given that the main memory is broken up and that each of its bytes is assigned an address, the pc is used to hold the address of the location where the next instruction to execute is located.
- Given an instruction address, the CPU can request that the main memory locate and return the value of the data stored there using what is called a *memory read* operation and then the CPU can treat that *fetched* value as an instruction and execute it.³

1.3.2 Instruction Decode

Once an instruction has been fetched, it must be inspected to determine what operation(s) are to be performed. This primairly boils down to inspecting the portions of the instruction that dictate which registers are involved and, if the ALU is required, what it should do.

$_{\scriptscriptstyle{51}}$ 1.3.3 Instruction Execute

- Typical instructions do things like add a number to the value currently stored in one of the registers or store the contents of a register into the main memory at some given address.
- Also part of every instruction is a notion of what should be done next.
- Most of the time an instruction will complete by indicating that the CPU should proceed to fetch and execute the instruction at the next larger main memory address. In these cases the pc is incremented to point to the memory address after the current instruction.
- Any parameters that an instruction requires must either be part of the instruction itself or read from (or stored into) one or more of the general purpose registers.
- Some instructions can specify that the CPU proceed to execute an instruction at an address other than the one that follows itself. This class of instructions have names like *jump* and *branch* and are available in a variety of different styles.
- The RISC-V ISA uses the word *jump* to refer to an *unconditional* change in the sequential processing of instructions and the word *branch* to refer to a *conditional* change.
- For example, a (conditional) branch instruction might instruct the CPU to proceed to the instruction at the next main memory address if the value in register number 8 is currently less than the value in register number 24 but otherwise proceed to an instruction at a different address when it is not. This type of instruction can therefore result in having one of two different actions pending the resulting condition of the comparison.⁴
- Once the instruction execution phase has completed, the next instruction cycle will be performed using the new value in the pc register.

 $^{^3}$ RV32I instructions are more than one byte in size, but this general description is suitable for now.

⁴This is the fundamental method used by a CPU to make decisions.

Chapter 2

Numbers and Storage Systems

- This chapter discusses how data are represented and stored in a computer.
- In the context of computing, boolean refers to a condition that can be either true and false and binary refers to the use of a base-2 numeric system to rpresent numbers.
- RISC-V assembly language uses binary to represent all values, be they boolean or numeric. It is the context within which they are used that determines whether they are boolean or numeric.
- RISC-V assembly language uses zero to represent false and one to represent true. In general, however, it is useful to relax this and define zero and only zero to be false and anything that is not false is 380 therefore $true.^{1}$
- The reason for this relaxation is because, while a single binary digit (bit) can represent the two values Fix Me: zero and one, the vast majority of the time data is processed by the CPU in groups of bits. These groups have names like byte, halfword and fullword.

Add some diagrams here showing bits, bytes and the MSB, LSB,... perhaps relocated from the RV32I chapter?

Boolean Functions 2.1

Boolean functions apply on a per-bit basis. When applied to multi-bit values, each bit position is Fix Me: operated upon independently of the other bits.

Probably should add basic truth table diagrams.

NOT 2.1.1

- The NOT operator applies to a single operand and represents the opposite of the input.
- If the input is 1 then the output is 0. If the input is 0 then the output is 1. In other words, the output value is *not* that of the input value.
- This text will use the operator used in the C language when discussing the NOT operator in symbolic form. Specifically the tilde: "."

~ 1 1 1 1 0 1 0 1 <== A

→ Fix Me:

Need to define unary, binary and ternary operators without confusing binary operators with binary numbers

¹This is how true and false behave in C, C++, and many other languages as well as the common assembly language idioms discussed in this text.

```
395 ------
396 0 0 0 0 1 0 1 0 <== output
```

In a line of code the above might read like this: output = ~A

398 2.1.2 AND

- The boolean *and* function has two or more inputs and the output is a single bit. The output is 1 if and only if all of the input values are 1. Otherwise it is 0.
- This text will use the operator used in the C language when discussing the AND operator in symbolic form. Specifically the ampersand: '&'.
- This function works like it does in spoken language. For example if A is 1 AND B is 1 then the output is 1 (true). Otherwise the output is 0 (false). For example:

In a line of code the above might read like this: output = A & B

410 **2.1.3** OR

- The boolean or function has two or more inputs and the output is a single bit. The output is 1 if at least one of the input values are 1.
- This text will use the operator used in the C language when discussing the OR operator in symbolic form. Specifically the pipe: '|'.
- This function works like it does in spoken language. For example if A is 1 OR B is 1 then the output is 1 (true). Otherwise the output is 0 (false). For example:

In a line of code the above might read like this: output = A | B

22 2.1.4 XOR

- The boolean *exclusive or* function has two or more inputs and the output is a single bit. The output is 1 if only an odd number of inputs are 1. Otherwise the output will be 0.
- This text will use the operator used in the C language when discussing the XOR operator in symbolic form. Specifically the carrot: ' $^{\circ}$ '.

- Note that when XOR is used with two inputs, the output is set to 1 (true) when the inputs have different values and 0 (false) when the inputs both have the same value.
- For example:

In a line of code the above might read like this: $output = A ^ B$

5 2.2 Integers and Counting

- A binary integer is constructed with only 1s and 0s in the same manner as decimal numbers are constructed with values from 0 to 9.
- Counting in binary is the same as in decimal. For example, when adding 1 to 9, the carry is added to the next place value. When subtracting 1 from 0, a borrow is required and so on.
- Figure Figure 2.1 shows an abridged table of the decimal, binary and hexadecimal values from 0 to 129.

| | Decima | | Binary | | | | | | Hex | | | |
|----------|----------|----------|---------|-------|-------|-------|-------|-------|-------|---------|----------|----------|
| 10^{2} | 10^{1} | 10^{0} | 2^{7} | 2^6 | 2^5 | 2^4 | 2^3 | 2^2 | 2^1 | 2^{0} | 16^{1} | 16^{0} |
| 100 | 10 | 1 | 128 | 64 | 32 | 16 | 8 | 4 | 2 | 1 | 16 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 2 |
| 0 | 0 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 3 |
| 0 | 0 | 4 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 4 |
| 0 | 0 | 5 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 5 |
| 0 | 0 | 6 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 6 |
| 0 | 0 | 7 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 7 |
| 0 | 0 | 8 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 8 |
| 0 | 0 | 9 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 9 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | a |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | b |
| 0 | 1 | 2 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | c |
| 0 | 1 | 3 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | d |
| 0 | 1 | 4 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | e |
| 0 | 1 | 5 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | f |
| 0 | 1 | 6 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 7 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| | | | | | | | | | | | | |
| 1 | 2 | 5 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 7 | d |
| 1 | 2 | 6 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 7 | e |
| 1 | 2 | 7 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 7 | f |
| 1 | 2 | 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 8 | 0 |

Figure 2.1: Counting in decimal, binary and hexadecimal.

One way to look at this table is on a per-row basis where each place value is represented by the base raised to the power of the place value position (shown in the column headings.) This is useful when converting arbitrary values between bases. For example to interpret the decimal value on the fourth row:

$$0 \times 10^2 + 0 \times 10^1 + 3 \times 10^0 = 3_{10}$$

And to interpret binary value on the same row by converting it to decimal:

$$0 \times 2^7 + 0 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 = 3_{10}$$

And the same for the hexadecimal value:

$$0 \times 16^1 + 3 \times 16^0 = 3_{10}$$

Another way to look at this table is on a per-column basis. When tasked with drawing such a table by hand, it might be useful to observe that, just as in decimal, the right-most column will cycle through 442 all of the values represented in the chosen base then cycle back to zero and repeat. (For example, in binary this pattern is 0-1-0-1-0-1-0-...) The next column in each base will cycle in the same manner except each of the values is repeated as many times as is represented by the place value (in the case 445 of decimal, 10¹ times, binary 2¹ times, hex 16¹ times. Again, the for binary numbers this pattern is 0-0-1-1-0-0-1-1...) This continues for as many columns as are needed to represent the magnitude of 447 the desired number.

- Another item worth noting is that any even binary number will always have a 0 LSB and odd numbers will always have a 1 LSB. 450
- As is customary in decimal, leading zeros are sometimes not shown for readability.
- The relationship between binary and hex values is also worth taking note. Because $2^4 = 16$, there is a 452 clean and simple grouping of 4 bits to 1 hit. There is no such relationship between binary and decimal.
- Writing and reading numbers in binary that are longer than 8 bits is cumbersome and prone to error.
- The simple conversion between binary and hex makes hex a convenient shorthand for expressing binary 455
- values in many situations.
- For example, consider the following value expressed in binary, hexadecimal and decimal (spaced to show 457 the relationship between binary and hex):

0010 0111 1011 1010 1100 1100 1111 0101 Binary value: Hex Value: В C C F 460 Decimal Value: 666553589

- Empirically we can see that grouping the bits into sets of four allows an easy conversion to hex and expressing it as such is $\frac{1}{4}$ as long as in binary while at the same time allowing for easy conversion back 464
- The decimal value in this example does not easily convey a sense of the binary value.

2.2.1Converting Between Bases

From Binary to Decimal 2.2.1.1

Alas, it is occasionally necessary to convert between decimal, binary and/or hex.

To convert from binary to decimal, put the decimal value of the place values $\dots 8\ 4\ 2\ 1$ over the binary digits like this:

```
471 128 64 32 16 8 4 2 1
472 0 0 0 1 1 0 1 1
```

Now sum the place-values that are expressed in decimal for each bit with the value of 1: 16+8+2+1.

The integer binary value 00011011_2 represents the decimal value 27_{10} .

⁴⁷⁵ 2.2.1.2 From Binary to Hexadecimal

Conversion from binary to hex involves grouping the bits into sets of four and then performing the same summing process as shown above. If there is not a multiple of four bits then extend the binary to the left with zeros to make it so.

Grouping the bits into sets of four and summing:

```
8 4 2 1
Place:
                             8 4 2 1
                                          8 4 2 1
                                                       8 4 2 1
Binary:
                0 1 1 0
                             1 1 0 1
                                          1 0
                                                       1 1 1 0
                                              1 0
Decimal:
                  4+2
                       =6
                             8+4+
                                   1=13
                                          8+
                                              2 = 10
                                                       8+4+2 = 14
```

After the summing, convert each decimal value to hex. The decimal values from 0–9 are the same values in hex. Because we don't have any more numerals to represent the values from 10-15, we use the first 6 letters (See the right-most column of Figure 2.1.) Fortunately there are only six hex mappings involving letters. Thus it is reasonable to memorize them.

487 Continuing this example:

| 488 | Decimal: | 6 | 13 | 10 | 14 |
|-----|----------|---|----|----|----|
| 480 | Hex: | 6 | D | Δ | E |

2.2.1.3 From Hexadecimal to Binary

Again, the four-bit mapping between binary and hex makes this task as straight forward as using a look-up table.

For each hit (Hex digIT), translate it to its unique four-bit pattern. Perform this task either by memorizing each of the 16 patterns or by converting each hit to decimal first and then converting each four-bit binary value to decimal using the place-value summing method discussed in subsubsection 2.2.1.1.

496 For example:

```
С
Hex:
                 4
Binary:
                 0
                   1
                       0
                           0
                               1 1 0 0
              128 64 32 16
                               8 4 2 1
Decimal:
Sum:
                   64+
                               8+4
                                           = 76
```

2.2.1.4 From Decimal to Binary

To convert arbitrary decimal numbers to binary, extend the list of binary place values until it exceeds the value of the decimal number being converted. Then make successive subtractions of each of the place values that would yield a non-negative result.

For example, to convert 1234_{10} to binary:

```
Place values: 2048-1024-512-256-128-64-32-16-8-4-2-1
506
        0
                     2048
                                  (too big)
508
        1
             1234 -
                     1024 = 210
        0
                     512
                                  (too big)
510
                     256
        0
                                  (too big)
511
              210 - 128
        1
                           = 82
512
               82 - 64
                           = 18
        1
513
                                  (too big)
        0
                     32
514
        1
               18 -
                     16
                            = 2
515
        0
                     8
                                  (too big)
516
        0
                     4
                                  (too big)
517
        1
                2
                     2
                            = 0
518
        0
                     1
                                  (too big)
519
```

The answer using this notation is listed vertically in the left column with the MSB on the top and the LSB on the bottom line: 010011010010₂.

2.2.1.5 From Decimal to Hex

Conversion from decimal to hex can be done by using the place values for base-16 and the same math as from decimal to binary or by first converting the decimal value to binary and then from binary to hex by using the methods discussed above.

526 Because binary and hex are so closely related, performing a conversion by way of binary is quite straight forward.

2.2.2 Addition of Binary Numbers

The addition of binary numbers can be performed long-hand the same way decimal addition is taught in grade school. In fact binary addition is easier since it only involves adding 0 or 1.

The first thing to note that in any number base 0+0=0, 0+1=1, and 1+0=1. Since there is no "two" in binary (just like there is no "ten" decimal) adding 1+1 results in a zero with a carry as in: $1+1=10_2$ and in: $1+1+1=11_2$. Using these five sums, any two binary integers can be added.

For example:

```
111111 1111 <== carries
01101011111001111 <== addend
+ 0000011101100011 <== addend
------
0111001100110010 <== sum
```

2.2.3 Signed Numbers

- There are multiple methods used to represent signed binary integers. The method used by most modern computers is called "two's complement."
- A two's complement number is encoded in such a manner as to simplify the hardware used to add, subtract and compare integers.
- $_{545}$ A simple method of thinking about two's complement numbers is to negate the place value of the MSB.
- For example, the number one is represented the same as discussed before:

The MSB of any negative number in this format will always be 1. For example the value -1_{10} is:

This format has the virtue of allowing the same addition logic discussed above to be used to calculate -1 + 1 = 0.

```
-128 64 32 16
                         8
                            4
                                2
                                    1 <== place value
555
                         1
                             1
                                1
                                    0 <== carries
556
                         1
                            1
                                    1 \leq = addend(-1)
                  1
                     1
                                1
                     0
                         0
                            0
                                0
                                    1 <== addend (1)
558
                            0
                                0
                                    0 <== sum (0 with an overflow)</pre>
560
```

In order for this to work, the overflow carry out of the sum of the MSBs is ignored.

2.2.3.1 Converting between Positive and Negative

- Changing the sign on two's complement numbers can be described as inverting all of the bits (which is also known as the one's complement) and then add one.
- For example, inverting the number four:

```
-128 64 32 16
                      8
                          4
                       0
                          1
                             0
                                   <== 4
567
                          1
                                   <== carries
569
                                 1 <== one's complement of 4
                   1
                       1
                          0
                              1
                   0
                       0
                          0
                             0
                                 1
                                   <== plus 1
571
            1 1 1 1 1 0 0 <== -4
573
```

This can be verified by adding 5 to the result and observe that the sum is 1:

```
-128 64 32 16
                          8
                              4
                                  2
                                     1
575
           1
               1
                   1
                      1
                          1
                                        <== carries
576
                                  0
                                     0
                                        <== -4
           1
               1
                   1
                      1
                          1
                              1
                          0
                                  0
                   0
                      0
                              1
                                      1
578
579
           0
               0
                   0
                     0
                         0
                            0
                                 0
580
```

- Note that the changing of the sign using this method is symmetric in that it is identical when converting from negative to positive and when converting from positive to negative: flip the bits and add 1.
- For example, changing the value -4 to 4 to illustrate the reverse of the conversion above:

```
-128 64 32 16
                        8
                            4
                                2
                                   1
584
                               0
                     1
                         1
                            1
                                   0
                                     <== -4
585
                                      <== carries
587
          0
              0
                 0
                     0
                        0
                            0
                               1
                                   1 <== one's complement of -4
588
                            0
                     0
                         0
                               0
                                   1
                                     <== plus 1
589
                 0 0 0
                          1 0 0 <== 4
591
```

2.2.4 Subtraction of Binary Numbers

Subtraction of binary numbers is performed by first negating the subtrahend and then adding the two numbers. Due to the nature of two's complement numbers this will work for both signed and unsigned numbers.

To calculate -4 - 8 = -12

```
-128 64 32 16
                        8
                            4
                                2
597
              1
                 1
                     1
                        1
                            1
                               0
                                   0
          1
                                     <== -4
598
                     0
                        1
                            0
              0
                 0
                               0
                                   0
599
601
                                     <== carries
                         1
                            1
                               1
602
                                   1 <== one's complement of -8
603
                     0
                            0
                               0
                        0
                                   1
                                     <== plus 1
605
                              0
                       1 0
                                   0 <== -8
              1
                1 1
607
                  1
                     1
                                      <== carries
609
                               0
          1
                  1
                     1
                        1
                            1
                                   0
                     1
                            0
                               0
                                   0
611
            1 1 1 0 1 0 0 < == -12
613
```

➤ Fix Me:

This section needs more examples of subtracting signed an unsigned numbers and a discussion on how signedness is not relevant until the results are interpreted. For example adding -4+-8=-12 using two 8-bit numbers is the same as adding 252+248=500 and truncating the result to 244.

2.2.5 Truncation and Overflow

Discuss the details of truncation and overflow here.

I prefer to define *truncation* as the loss of data as result of the bit-length of the destination being too small to hold result of an operation and *overflow* as when the carry into a sign bit is not the same as the carry out of the sign bit.

Where addition and subtraction on the RV32 is concerned, the sum or difference of two unsigned 32-bit numbers will be truncated when the operation results in a carry out of bit 31. Unsinged operations can

622 (show a truncation picture here)

not overflow (as defined above).

An Overflow occurs with signed numbers when the two addends are positive and sum is negative or the addends are both negative and the sum is positive.

(show an overflow picture here)

(show mixed overflow and truncation situations here to drive home the need to ignore truncation when dealing with signed numbers.)

0xffffffff + 0x00000002 has truncation but not overflow (OK for signed, not OK for unsigned).

629 Oxffffffff + Oxfffffffe also has truncation but not overflow.

0x40000000 + 0x40000000 has overflow but not truncation. (We care if are signed numbers.)

0x80000000 + 0x80000000 has both overflow and truncation. (we care regardless of signedness)

Where subtraction is concerned the notion of a borrow is the same as carry.

Page 13 of [1] mixes these two notions of (and never mentions the word truncate) like this:

We did not include special instruction set support for overflow checks on integer arithmetic operations in the base instruction set, as many overflow checks can be cheaply implemented using RISC-V branches. Overflow checking for unsigned addition requires only a single additional branch instruction after the addition: add t0, t1, t2; bltu t0, t1, overflow.

For signed addition, if one operand's sign is known, overflow checking requires only a single branch after the addition: addi t0, t1, +imm; blt t0, t1, overflow. This covers the common case of addition with an immediate operand.

For general signed addition, three additional instructions after the addition are required, leveraging the observation that the sum should be less than one of the operands if and only if the other operand is negative.

```
add t0, t1, t2
slti t3, t2, 0
slt t4, t0, t1
bne t3, t4, overflow
```

634

635

636

637

638

639

640

641

642

643

648

649

In RV64, checks of 32-bit signed additions can be optimized further by comparing the results of ADD and ADDW on the operands.

Fix Me:

This chapter should be made consistent in its use of truncation and overflow as occur with signed and unsigned addition and subtraction.

▶ Fix Me:

I think that overloading the word overflow like this can be is confusing to new programmers.

Sign and Zero Extension 2.3

Seems like a good place to discuss extension.

➤ Fix Me:

Refactor the sx() and zx() discussion in the RV32I chapter and locate the details here

Shifting 2.4

- Seems like a good place to discuss logical and arithmetic shifting.
- shift left logical
- shift right logical
- shift right arithmetic

2.5Main Memory Storage

When transferring data between its registers registers and main memory a RISC-V system uses the Fix Me: little-endian byte order.²

Consider refactoring the memory discussion in RV32 reference chapter and placing some of it in this section.

Memory Dump 2.5.1

Introduce the memory dump and how to read them here.

Listing 2.1: rvddt_memdump.out rvddt memory dump

```
ddt> d 0x00002600
6631
    00002600: 93 05 00
6640
                        00 13 06 00
                                     00-93 06 00 00 13 07 00
                                                               00
                         00
                               80
                                   d0
                                      05 - 73
                                            00
                                               00
                                                   00
                                                         54
                                                            05
                                                                02
    00002610:
               93
                  07
                            93
                                                      63
6653
                                                                  * . . . . #$ . . . . . . #& . . *
    00002620: 13 01
                     01
                        ff
                            23
                               24
                                  81
                                      00-13
                                            04
                                               05
                                                  00
                                                      23
                                                         26
                                                            11
                                                               00
    00002630: 33 04
                     80
                         40
                            97
                               00
                                  00
                                      00-e7
                                            80
                                               40
                                                  01
                                                      23
                                                         20
                                                            85
                                                               00
                                                                  *3..@.....@.# ..*
6675
    00002640: 6f 00
                     00
                         00
                            6f
                               0.0
                                  00
                                      00-b7 87 00
                                                  00
                                                      03
                                                         a5
                                                            07
                                                                43
                                                                  80
                         00
                            00
                               00
                                  00
                                      00-76 61 6c
                                                      00
                                                         00
                                                            00
                                                                00
    00002650:
               67
                     00
                                                  3d
                                                                   *g....*
6697
     00002660:
               00
                  00
                     00
                         00
                            80
                               84
                                  2 e
                                      41-1f
                                            85
                                               45
                                                   41
                                                      80
                                                         40
                                                            9a
                                                                44
6708
                                      41-20
                                            1b 00
                                                  00
                                                                00
6719
    00002670.
               4 f
                  11 f3
                         c3
                            6e
                               8a
                                  67
                                                      20
                                                         1 b
                                                            00
                                                                  *0...n.gA ... *
    00002680:
               44 1b 00
                         00
                            14 1b
                                  00
                                      00-14 1b 00
                                                   00
                                                      04
                                                         1 c
                                                            00
                                                               00 *D.....
67120
    00002690: 44 1b 00
                         00
                            14 1b 00
                                      00-04 1c 00
                                                   00
                                                      14
                                                         1 b
                                                            00
                                                               00 *D....*
67131
    000026a0:
               44
                  1 b
                     00
                         00
                            10
                                  00
                                      00-10
                                            1 b
                                               00
                                                   00
                                                      10
                                                            00
                                                                00
                                                                  *D.....
                               1 b
                                                         1 b
67142
67153
    000026b0:
               04
                  1 c
                     00
                         00
                            54
                               1f
                                  00
                                      00-54
                                            1f
                                               00
                                                   00
                                                      d4
                                                         1f
                                                            00
                                                                00
                                                                   *....T...T....
                                                  00
                                                               00 *L...L...4 ......*
    000026c0: 4c 1f
                     00
                         00
                            4 c
                                  00
                                      00 - 34
                                            20 00
                                                      d4
                                                            00
6764
                               1 f
                                                         1f
                                                               00 *L...4 ..L.....*
67175
     000026d0: 4c 1f
                         00
                            34
                               20
                                  00
                                      00-4c 1f 00
                                                   00
                                                         1f
                                                            00
                                                               00 *H...H...H...4 ..*
    000026e0: 48 1f 00
                        00 48 1f 00
                                     00-48 1f 00 00 34 20
                                                            00
67186
                     02
                         02
                            03
                               03
                                  03
                                      03-04 04 04
                                                  04 04 04
                                                            04
                                                               04
```

2.5.2Big Endian Representation

Using the memory dump contents in prior section, discuss how big endian values are stored.

² See[13] for some history of the big/little-endian "controversy."

2.5.3 Little Endian Representation

Using the memory dump contents in prior section, discuss how little endian values are stored.

Character Strings and Arrays 2.5.4

- Define character strings and arrays.
- Using the prior memory dump, discuss how and where things are stored and retrieved.

2.5.5Context is Important!

Data values can be interpreted differently depending on the context in which they are used. Assuming what a set of bytes is used for based on their contents can be very misleading! For example, there is a 0x76 at address 0x00002658. This is a 'v' is you use it as an ASCII (see Appendix C) character, a 118₁₀ if it is an integer value and TRUE if it is a conditional.

Alignment 2.5.6

Draw a diagram showing the overlapping data types when they are all aligned.

2.5.7Instruction Alignment

Every possible instruction that an RV32I CPU can execute contains exactly 32 bits. Therefore each one Fix Me: must be stored in four bytes of the main memory.

To simplify the hardware, each instruction must be placed into four adjacent bytes whose numeric address sequence begins with a multiple four. For example, an instruction might be located in bytes 4, 5, 6 and 7 (but not in 5, 6, 7 and 8 nor in 9, 3, 1, and 0...).

This sort of addressing requirement is common and is referred to as alignment. An aligned instruction begins at a memory address that is a multiple of four. An unaligned instruction would be one beginning at any other address and is *illegal*. 703

An attempt to fetch an instruction from an unaligned address will result in an error referred to as an alignment exception. This and other exceptions cause the CPU to stop executing the current instruction and start executing a different set of instructions that are prepared to handle the problem. Often an exception is handled by completely stopping the program in a way that is commonly referred to as a system or application crash.

Given a properly aligned instruction address, the CPU can request that the main memory locate and deliver the values of the four bytes in the address sequence to the CPU using what is called a memory read operation. Some systems can deliver four (or more) bytes at the same time while others might only be capable of delivering one or two bytes at a time. These differences in hardware typically impact the cost and performance of a system.³

Rewrite this section for data rather than instructions and then note here that instructions must be naturally aligned. For RV32 that is on a 4-byte boundary

712

³The design and implementation choices that determine how any given system operates are part of what is called a system's organization and is beyond the scope of this text. See [3] for more information on computer organization.

4 Chapter 3

The Elements of a Assembly Language Program

3.1 Assembly Language Statements

- Introduce the assembly language grammar. Statement = 1 line of text containing an instruction or directive.
- Instruction = label, mnemonic, operands, comment.
- Directive = Used to control the operation of the assembler.

3.2 Memory Layout

- Is this a good place to introduce the text, data, bss, heap and stack regions?
- $_{724}$ Or does that belong in a new section/chapter that discusses addressing modes?

3.3 A Sample Program Source Listing

A simple program that illustrates how this text presents program source code is seen in Listing 3.1. This program will place a zero in each of the 4 registers named x28, x29, x30 and x31.

Listing 3.1: zero4regs.S Setting four registers to zero.

```
728
        .text
                                   # put this into the text section
7291
        .align
                                     align to 2^2
7302
        .globl
                 _start
7313
7324
    _start:
        addi
                 x28, x0, 0
                                   # set register x28 to zero
7335
        addi
                 x29, x0, 0
                                     set register x29 to zero
7346
7357
        addi
                 x30, x0, 0
                                   # set register x30 to zero
                 x31, x0, 0
        addi
                                   # set register x31 to zero
```

This program listing illustrates a number of things:

739

740

742

745

746

747

748

749

750

751

753

754

757

758

761

763

764

rvddt

- Listings are identified by the name of the file within which they are stored. This listing is from a file named: zero4regs.S.
- The assembly language programs discussed in this text will be saved in files that end with: .S (Alternately you can use .sx on systems that don't understand the difference between upper and lowercase letters.¹)
- A description of the listing's purpose appears under the name of the file. The description of Listing 3.1 is Setting four registers to zero.
- The lines of the listing are numbered on the left margin for easy reference.
- An assembly program consists of lines of plain text.
- The RISC-V ISA does not provide an operation that will simply set a register to a numeric value. To accomplish our goal this program will add zero to zero and place the sum in in each of the four registers.
- The lines that start with a dot '.' (on lines 1, 2 and 3) are called assembler directives as they tell the assembler itself how we want it to translate the following assembly language instructions into machine language instructions.
- Line 4 shows a *label* named *_start*. The colon at the end is the indicator to the assembler that causes it to recognize the preceding characters as a label.
- Lines 5-8 are the four assembly language instructions that make up the program. Each instruction in this program consists of four *fields*. (Different instructions can have a different number of fields.) The fields on line 5 are:
- addi The instruction mnemonic. It indicates the operation that the CPU will perform.
- x28 The destination register that will receive the sum when the addi instruction is finished. The names of the 32 registers are expressed as x0 x31.
- x0 One of the addends of the sum operation. (The x0 register will always contain the value zero. It can never be changed.)
 - 0 The second addend is the number zero.
- # set ... Any text anywhere in a RISC-V assembly language program that starts with the pound-sign is ignored by the assembler. They are used to place a *comment* in the program to help the reader better understand the motive of the programmer.

3.4 Running a Program With rvddt

To illustrate what a CPU does when it executes instructions this text will use the rvddt simulator to display shows sequence of events and the binary values involved. This simulator supports the RV32I ISA and has a configurable amount of memory.²

Listing 3.2 shows the operation of the four *addi* instructions from Listing 3.1 when it is executed in trace-mode.

¹The author of this text prefers to avoid using such systems.

²The *rvddt* simulator was written to generate the listings for this text. It is similar to the fancier *spike* simulator. Given the simplicity of the RV32I ISA, rvddt is less than 1700 lines of C++ and was written in one (long) afternoon.

Listing 3.2: zero4regs.out
Running a program with the rvddt simulator

```
774
  [winans@w510 src]$ ./rvddt -f ../t1/load4regs.bin
7751
  Loading '../t1/load4regs.bin' to 0x0
7762
  ddt > t.4
7773
    x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
    x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
7795
   7806
   7817
    pc: 00000000
7828
  00000000: 00000e13
              addi
                    x28, x0, 0
                            \# x28 = 0x00000000 = 0x00000000 + 0x00000000
7839
    7840
    7851
   7862
   7873
    pc: 00000004
7881
  00000004: 00000e93
                    x29, x0, 0
                            # x29 = 0x00000000 = 0x00000000 + 0x00000000
              addi
7895
7906
    x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
    x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
7917
7928
   7939
    pc: 00000008
7940
  00000008: 00000f13
              addi
                    x30, x0, 0
                            # x30 = 0x00000000 = 0x00000000 + 0x00000000
79251
    x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
7982
    x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
79273
   70991
            x24: f0f0f0f0
7995
    pc: 0000000c
80206
  0000000c: 00000f93
                            # x31 = 0x00000000 = 0x00000000 + 0x00000000
              addi
                    x31, x0, 0
80217
80228
    x0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
80239
    x8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0
80940
   8061
   80%
    pc: 0000010
80373
  ddt > x
80394
  [winans@w510 src]$
800
```

- ℓ 1 This listing includes the command-line that shows how the simulator was executed to load a file containing the machine instructions (aka machine code) from the assembler.
- ℓ 2 A message from the simulator indicating that it loaded the machine code into simulated memory at address 0.
- ℓ 3 This line shows the prompt from the debugger and the command t4 that the user entered to request that the simulator trace the execution of four instructions.
- 817 \(\ell 4-8\) Prior to executing the first instruction, the state of the CPU registers is displayed.
- ℓ 4 The values in registers 0, 1, 2, 3, 4, 5, 6 and 7 are printed from left to right in big endian,
 hexadecimal form. The dash '-' character in the middle of the line is a reference to make it easier
 to visually navigate across the line without being forced to count the values from the far left when
 seeking the value of, say, x5.
- ℓ 5-7 The values of registers 8-31 are printed.
- ℓ 8 The program counter (pc) register is printed. It contains the address of the instruction that the
 CPU will execute. After each instruction, the pc will either advance four bytes ahead or be set to
 another value by a branch instruction as discussed above.
- ℓ 9 A four-byte instruction is fetched from memory at the address in the pc register, is decoded and printed. From left to right the fields shown on this line are:

- 00000000 The memory address from which the instruction was fetched. This address is displayed in big endian, hexadecimal form.
- 830 00000e13 The machine code of the instruction displayed in big endian, hexadecimal form.
 - addi The mnemonic for the machine instruction.
 - x28 The rd field of the addi instruction.

831

832

833

834

835

836

837

- x0 The rs1 field of the addi instruction that holds one of the two addends of the operation.
- 0 The imm field of the addi instruction that holds the second of the two addends of the operation.
- # ... A simulator-generated comment that explains what the instruction is doing. For this instruction it indicates that x28 will have the value zero stored into it as a result of performing the addition: 0+0.
- that x28 has changed from f0f0f0f0 to 00000000 as a result of executing the first instruction and lines 8 and 14 show that the pc has advanced from zero (the location of the first instruction) to four, where the second instruction will be fetched. None of the rest of the registers have changed values.
- 843 ℓ 15 The second instruction decoded executed and described. This time register x29 will be assigned a value.
- 845 16-27 The third and fourth instructions are traced.
- ℓ 28 Tracing has completed. The simulator prints its prompt and the user enters the 'r' command to see the register state after the fourth instruction has completed executing.
- Following the fourth instruction it can be observed that registers x28, x29, x30 and x31 have been set to zero and that the pc has advanced from zero to four, then eight, then 12 (the hex value for 12 is c) and then to 16 (which, in hex, is 10).
- ℓ 34 The simulator exit command 'x' is entered by the user and the terminal displays the shell prompt.

$_{52}$ Chapter 4

using The RISC-V GNU Toolchain

- This chapter discusses using the GNU toolchain elements to experiment with the material in this book.
- See Appendix A if you do not already have the GNU crosscompiler toolchain available on your system.
- Discuss the choice of ilp32 as well as what the other variations would do.
- Discuss rv32im and note that the details are found in chapter 6.
- ⁸⁵⁸ Discuss installing and using one of the RISC-V simulators here.
- Describe the pre-processor, compiler, assembler and linker.
- 860 Source, object, and binary files
- Assembly syntax (label: mnemonic op1, op2, op3 # comment).
- 862 text, data, bss, stack
- 863 Labels and scope.
- 864 Forward & backward references to throw-away labels.
- 865 The entry address of an application.
- s file contain assembler code. .S (or .sx) files contain assembler code that must be preprocessed. [14,
- 867 p. 29]
- 868 Pre-processing conditional assembly using #if.
- Building with -mabi=ilp32 -march=rv32i -mno-fdiv -mno-div to match the config options on the toolchain.
- 871 Linker scripts.
- 872 Makefiles
- 873 objdump
- 874 nm

875 hexdump -C

Chapter 5

Writing RISC-V Programs

Ideas for order of introducing operations and instructions.

▶ Fix Me:

Introduce the register names and aliases here. Should we use ISA names or actual names here?

5.1 Using addi to Set Register Values

```
addi
                t0, zero, 4
                                 # t0 = 4
881
        addi
                t1, t1, 100
                                 # t1 = 104
883
                t0, zero, 0x123
                                      # t0 = 0x123
        addi
884
                t0, t0, 0xfff
                                      # t0 = 0x122 (subtract 1)
        addi
886
        addi
                t0, zero, 0xfff
                                      # t0 = 0xffffffff (-1) (diagram out the chaining carry)
887
                                      # refer back to the overflow/truncation discussion in binary chapter
888
```

Demonstrate various addi instructions.

5.2 Using ebreak to Stopping ryddt Execution

Introduce ebreak & demonstrate.

₂ 5.3 Other Instructions With Immediate Operands

```
893 addi
894 andi
895 ori
896 xori
897
898 slti
899 sltiu
```

```
    900 srai
    901 slli
    902 srli
```

5.4 Transferring Data Between Registers and Memory

RV is a load-store architecture. This means that the only way that the CPU can interact with the memory is via the *load* and *store* instructions. All other data manipulation must be performed on register values.

⁹⁰⁷ Copying values from memory to a register (first examples using regs set with addi):

```
908 lb
909 lh
910 lw
911 lbu
912 lhu
```

913 Copying values from a register to memory:

```
914 sb
915 sh
916 sw
```

917

→ Fix Me:

Mention the rvddt UART I/O address for writing to the console here?

5.5 RR operations

```
add
919
           sub
           and
921
           or
          sra
923
           srl
           sll
925
           xor
926
          sltu
927
928
           slt
```

5.6 Setting values to large values using lui with addi

```
addi // useful for values from -2048 to 2047
lui // useful for loading any multiple of 0x1000

Setting a register to any other value must be done using a combo of insns:
```

```
auipc // Load an address relative the the current PC (see la pseudo)
addi

// Load constant into into bits 31:12 (see li pseudo)
// add a constant to fill in bits 11:0
if bit 11 is set then need to +1 the lui value to compensate
```

5.7 Labels and Branching

Start to introduce addressing here?

```
beq
       bne
945
       h1t
       bge
947
       bltu
       bgeu
950
       bgt rs, rt, offset
                                 # pseudo for: blt rt, rs, offset
                                                                        (reverse the operands)
951
       ble rs, rt, offset
                                 # pseudo for: bge rt, rs, offset
                                                                        (reverse the operands)
952
       bgtu rs, rt, offset
                                 # pseudo for: bltu rt, rs, offset
                                                                        (reverse the operands)
       bleu rs, rt, offset
                                 # pseudo for: bgeu rt, rs, offset
                                                                        (reverse the operands)
954
       begz begz rs, offset
                                 # pseudo for: beq rs, x0, offset
956
       bnez rs, offset
                                 # pseudo for: bne rs, x0, offset
       blez rs, offset
                                 # pseudo for: bge x0, rs, offset
958
       bgez rs, offset
                                 # pseudo for: bge rs, x0, offset
       bltz rs, offset
                                 # pseudo for: blt rs, x0, offset
960
       bgtz rs, offset
                                 # pseudo for: blt x0, rs, offset
```

$_{62}$ 5.8 Relocation

```
Absolute:
       %hi(symbol)
964
       %lo(symbol)
965
966
   PC-relative:
967
       %pcrel_hi(symbol)
968
       %pcrel_lo(label)
970
   Using the auipc & addi pair with label references:
       The %pcrel_lo() uses the label to find the associated %pcrel_hi()
972
       The label MUST be on a line that used a %pcrel_hi() or get an error.
       This is needed to calculate the proper offset.
974
       Things like this are legal (though not sure of the value):
       label: auipc
                        t1, %pcrel_hi(symbol)
976
                    t2, t1, %pcrel_lo(label)
            addi
            addi
                    t3, t1, %pcrel_lo(label)
978
```

```
lw
                    t4, %pcrel_lo(label)(t1)
979
                    t5, %pcrel_lo(label)(t1)
980
   Discuss how relaxation works.
982
   see: https://github.com/riscv/riscv-elf-psabi-doc/blob/master/riscv-elf.md
```

5.9 ${f Jumps}$

Introduce and present subroutines but not nesting until introduce stack operations.

```
jal
986
           jalr
987
```

989

Pseudo Operations 5.10

```
➤ Fix Me:
                                                                                                          Explain why we have pseudo
                                                                                                          ops. These mappings are
                                                                                                          lifted from the ISM, Vol 1,
         la rd, symbol
990
                            auipc rd, symbol[31:12]
991
                            addi rd, rd, symbol[11:0]
992
         l{b|h|w|d} rd, symbol
994
                            auipc rd, symbol[31:12]
                            l{b|h|w|d} rd, symbol[11:0](rd)
997
         s{b|h|w|d} rd, symbol, rt
                                                            # rt is the temp reg to use for the operation
998
                            auipc rt, symbol[31:12]
999
                            s{b|h|w|d} rd, symbol[11:0](rt)
1001
1002
         j offset
                            jal x0, offset
1003
                            jal x1, offset
         jal offset
         jr rs
                            jalr x0, rs, 0
1005
                            jalr x1, rs, 0
         jalr rs
                            jalr x0, x1, 0
         ret
1007
1008
         call offset
                            auipc x6, offset[31:12]
1009
                            jalr x1, x6, offset[11:0]
1010
1011
                            auipc x6, offset[31:12]
                                                            # same as call but no x1
         tail offset
1012
                            jalr x0, x6, offset[11:0]
1013
```

The Linker and Relaxation 5.11

I don't know where this should go just yet.

➤ Fix Me:

Needs research. I'm not sure if/how the linker alone can relax the AUIPC+JALR pair since the assembler could have used a pcrel branch across one of these pairs.

5.12 pic and nopic

pic is needed for shared libs. Should discuss it but probably best to leave the topic for a later chapter.

Chapter 6

RV32 Machine Instructions

₀₂₀ 6.1 Introduction

6.2 Conventions and Terminology

When discussing instructions, the following abbreviations/notations are used:

1023 **6.2.1** XLEN

XLEN represents the bit-length of an x register in the machine architecture. Possible values are 32, 64 and 128.

$_{1026}$ 6.2.2 sx(val)

1031

1032

1033

Sign extend val to the left.

This is used to convert a signed integer value expressed using some number of bits to a larger number of bits by adding more bits to the left. In doing so, the sign will be preserved. In this case *val* represents the least MSBs of the value. For more on binary numbers see Appendix B.

Figure 6.1 illustrates extending the negative sign bit of *val* to the left by replicating it. When *val* is negative, its MSB (bit 19 in this example) will be set to 1. Extending this value to the left will set all the new bits to the left of it to 1 as well.




Figure 6.1: Sign-extending a negative integer from 20 bits to 32 bits.

Figure 6.2 illustrates extending the positive sign bit of val to the left by replicating it. When val is

positive, its MSB will be set to 0. Extending this value to the left will set all the new bits to the left of it to 0 as well.




Figure 6.2: Sign-extending a positive integer from 20 bits to 32 bits.

$_{\scriptscriptstyle{1037}}$ 6.2.3 $\mathrm{zx(val)}$

¹⁰³⁸ Zero extend *val* to the left.

This is used to convert an unsigned integer value expressed using some number of bits to a larger number of bits by adding more bits to the left. In doing so, the new bits added will all be set to zero. As is the case with sx(val), val represents the LSBs of the final value. Figure 6.3 illustrates zero-extending a 20-bit val to the left to form a 32-bit fullword.

For more on binary numbers see Appendix B.




Figure 6.3: Zero-extending an unsigned integer from 20 bits to 32 bits.

$_{\scriptscriptstyle{1044}}$ 6.2.4 $\mathrm{zr(val)}$

¹⁰⁴⁵ Zero extend *val* to the right.

Some times a binary value is encoded such that a set of bits represented by *val* are used to represent the MSBs of some longer (more bits) value. In this case it is necessary to append zeros to the right to convert val to the longer value.

Figure 6.4 illustrates converting a 20-bit val to a 32-bit fullword.




Figure 6.4: Zero-extending an integer to the right from 20 bits to 32 bits.

6.2.5 Sign Extended Left and Zero Extend Right

- Some instructions such as the J-type (see subsection 6.4.2) include immediate operands that are extended in both directions.
- Figure 6.5 and Figure 6.6 illustrates zero-extending a 20-bit negative number one bit to the right and sign-extending it 11 bits to the left:




Figure 6.5: Sign-extending a positive 20-bit number 11 bits to the left and one bit to the right.




Figure 6.6: Sign-extending a negative 20-bit number 11 bits to the left and one bit to the right.

6.2.6 m8(addr)

1050

- The contents of an 8-bit value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m8(42) refers to the memory location at address 42_{16} that currently contains the 8-bit value fc_{16} .
- The mn(addr) notation can be used to refer to memory that is being read or written depending on the context.
- When memory is being written, the following notation is used to indicate that the least significant 8 bis of *source* will be is written into memory at the address addr:
- 1063 m8(addr) ← source
- When memory is being read, the following notation is used to indicate that the 8 bit value at the address addr will be read and stored into dest:
- 1066 dest ← m8(addr)
- Note that *source* and *dest* are typically registers.

```
00000030 2f 20 72 65 61 64 20 61 20 62 69 6e 61 72 79 20 00000040 66 69 fc 65 20 66 69 6c 6c 65 64 20 77 69 74 68 00000050 20 72 76 33 32 49 20 69 6e 73 74 72 75 63 74 69 00000060 6f 6e 73 20 61 6e 64 20 66 65 65 64 20 74 68 65
```

Figure 6.7: Sample memory contents.

1068 6.2.7 m16(addr)

- 1069 The contents of an 16-bit little-endian value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m16(42) refers to the memory location at address 42₁₆ that currently contains 65fc₁₆. See also subsection 6.2.6.

1072 6.2.8 m32(addr)

- 1073 The contents of an 32-bit little-endian value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m32(42) refers to the memory location at address 42₁₆ that currently contains 662065fc₁₆. See also subsection 6.2.6.

$_{1076}$ 6.2.9 m64(addr)

- The contents of an 64-bit little-endian value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m64(42) refers to the memory location at address 42₁₆ that currently contains 656c6c69662065fc₁₆. See also subsection 6.2.6.

$_{1080}$ 6.2.10 m128(addr)

- The contents of an 128-bit little-endian value in memory at address addr.
- Given the contents of the memory dump shown in Figure 6.7, m128(42) refers to the memory location at address 42_{16} that currently contains $7220687469772064656c6669662065fc_{16}$. See also subsection 6.2.6.

1084 6.2.11 .+offset

1085 The address of the current instruction plus a numeric offset.

1086 **6.2.12** .-offset

1087 The address of the current instruction minus a numeric offset.

1088 **6.2.13** pc

1089 The current value of the program counter.

1090 **6.2.14** rd

An x-register used to store the result of instruction.

6.2.15rs1

An x-register value used as a source operand for an instruction.

6.2.16rs2

An x-register value used as a source operand for an instruction.

6.2.17imm

An immediate numeric operand. The word *immediate* refers to the fact that the operand is stored within 1097 an instruction.

6.2.18rsN[h:l]

The value of bits from h through l of x-register rsN. For example: rs1[15:0] refers to the contents of the 16 LSBs of rs1. 1101

6.3Addressing Modes

immediate, register, base-displacement, pc-relative

➤ Fix Me:

Write this section

Instruction Encoding Formats 6.4

This document concerns itself with the following RISC-V instruction formats. 1105

XXX Show and discuss a stack of formats explaining how the unnatural ordering of the imm fields 1106 reduces the number of possible locations that the hardware has to be prepared to look for various bits. 1107 For example, the opcode, rd, rs1, rs1, func3 and the sign bit (when used) are all always in the same 1108 position. Also note that imm[19:12] and imm[10:5] can only be found in one place. imm[4:0] can only

be found in one of two places... 1110

The point to all this is that it is easier to build a machine if it does not have to accommodate many different ways to perform the same task. This simplification can also allow it operate faster. 1112

Figure 6.8 Shows the RISC-V instruction formats.

U Type 6.4.1

1109

The U-Type format is used for instructions that use a 20-bit immediate operand and a destination register.

Fix Me:

Should discuss types and sizes beyond the fundamentals. Will add if/when instruction details are added in the future.






Figure 6.8: RISC-V instruction formats.



The rd field contains an x register number to be set to a value that depends on the instruction.

The imm field contains a 20-bit value that will be converted into XLEN bits by using the *imm* operand for bits 31:12 and then sign-extending it to the left¹ and zero-extending the LSBs as discussed in subsection 6.2.4.

1122 If XLEN=32 then the imm value in this example will be converted as shown below.



Notice that the 20-bits of the imm field are mapped in the same order and in the same relative position that they appear in the instruction when they are used to create the value of the immediate operand. Shifting the imm value to the left, into the "upper bits" of the immediate value suggests a rationale for the name of this format.

If XLEN=64 then the imm value in this example will be converted to the same two's complement integer

1118

1119

1120

1121

1124

1125

1126

1127

1128

¹When XLEN is larger than 32.

value by extending the sign to the left.

6.4.2 J Type

1135

1136

1137

1138


1139

1141

1143

The J-type format is used for instructions that use a 20-bit immediate operand and a destination register.

It is similar to the U-type. However, the immediate operand is constructed by arranging the *imm* bits in a different manner.




The rd field contains an x register number to be set to a value that depends on the instruction.

In the J-type format the 20 *imm* bits are arranged such that they represent the "lower" portion of the immediate value. Unlike the U-type instructions, the J-type requires the bits to be re-ordered and shifted to the right before they are used.²


The example above shows that the bit positions in the imm field description. We see that the 20 imm bits are re-ordered according to: [20|10:1|11|19:12]. This means that the MSB of the imm field is to be placed into bit 20 of the immediate integer value ultimately used by the instruction when it is converted into XLEN bits. The next bit to the right in the imm field is to be placed into bit 10 of the immediate value and so on.

After the *imm* bits are re-positioned into bits 20:1 of the immediate value being constructed, a zero-bit will be added to the LSB and the value in bit-position 20 will be replicated to sign-extend the value to XLEN bits as discussed in subsection 6.2.5.


47 If XLEN=32 then the *imm* value in this example will be converted as shown below.



49 A J-type example with a negative imm field:



If XLEN=32 then the *imm* field in this example will be converted as shown below.



²The reason that the J-type bits are reordered like this is because it simplifies the implementation of hardware as discussed in section 6.4.

The J-type format is used by the Jump And Link instruction that calculates a target address by adding a signed immediate value to the current program counter. Since no instruction can be placed at an odd address the 20-bit imm value is zero-extended to the right to represent a 21-bit signed offset capable of representing numbers twice the magnitude of the 20-bit imm value.

R Type 6.4.3

1153


1154

1155


1156




A special case of the R-type used for shift-immediate instructions where the rs2 field is used as an 1159 immediate value named shamt representing the number of bit positions to shift: 1160




6.4.4 I Type 1162



6.4.5 S Type



6.4.6 B Type



CPU Registers 1168

The registers are names x0 through x31 and have aliases suited to their conventional use. The following 1169 table describes each register. 1170

Note that the calling calling convention specifies that only some of the registers are to be saved by Fix Me: 1171 functions if they alter their contents. The idea being that accessing memory is time-consuming and that 1172

Need to add a section that discusses the calling conventions

by classifying some registers as "temporary" (not saved by any function that alter its contents) it is possible to carefully implement a function with less need to store register values on the stack in order to use them to perform the operations of the function.

The lack of grouping the temporary and saved registers is due to the fact that the C extension provides access to only the first 16 registers when executing instructions in the compressed format.

| Reg | Alias | Description | Saved |
|-----|------------------|-----------------------------------|-------|
| x0 | zero | Hard-wired zero | |
| x1 | ra | Return address | |
| x2 | $_{ m sp}$ | Stack pointer | yes |
| x3 | gp | Global pointer | |
| x4 | $^{\mathrm{tp}}$ | Thread pointer | |
| x5 | t0 | Temporary/alternate link register | |
| x6 | t1 | Temporary | |
| x7 | t2 | Temporary | |
| x8 | s0/fp | Saved register/frame pointer | yes |
| x9 | s1 | Saved register | yes |
| x10 | a0 | Function argument/return value | |
| x11 | a1 | Function argument/return value | |
| x12 | a2 | Function argument | |
| x13 | a3 | Function argument | |
| x14 | a4 | Function argument | |
| x15 | a5 | Function argument | |
| x16 | a6 | Function argument | |
| x17 | a7 | Function argument | |
| x18 | s2 | Saved register | yes |
| x19 | s3 | Saved register | yes |
| x20 | s4 | Saved register | yes |
| x21 | s5 | Saved register | yes |
| x22 | s6 | Saved register | yes |
| x23 | s7 | Saved register | yes |
| x24 | s8 | Saved register | yes |
| x25 | s9 | Saved register | yes |
| x26 | s10 | Saved register | yes |
| x27 | s11 | Saved register | yes |
| x28 | t3 | Temporary | |
| x29 | t4 | Temporary | |
| x30 | t5 | Temporary | |
| x31 | t6 | Temporary | |

6.5 memory

- Note that RISC-V is a little-endian machine.
- All instructions must be naturally aligned to their 4-byte boundaries. [1, p. 5]
- $_{1182}$ If a RISC-V processor implements the C (compressed) extension then instructions may be aligned to $_{1183}$ 2-byte boundaries.[1, p. 68]
- Data alignment is not necessary but unaligned data can be inefficient. Accessing unaligned data using any of the load or store instructions can also prevent a memory access from operating atomically. [1,

1178

p.19 See also ??.

RV32I Instruction!LUI Instruction!AUIPC

$_{\scriptscriptstyle 37}$ 6.6 RV32I Base Instruction Set

RV32I refers to the basic 32-bit integer instructions.

1189 6.6.1 LUI rd, imm


1190 Load Upper Immediate.

```
1191 rd ← zr(imm)
```


Copy the immediate value into bits 31:12 of the destination register and place zeros into bits 11:0. When XLEN is 64 or 128, the immediate value is sign-extended to the left.

194 Instruction Format and Example:

1195 LUI t0, 3



LUI to, 0xfffff



```
1207 00010078: ffffff2b7 lui x5, 0xfffff  // x5 = 0xfffff000

1208 reg 0: 00000000 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1209 reg 8: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1210 reg 16: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1211 reg 24: f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0 f0f0f0f0

1212 pc: 0001007c
```

6.6.2 AUIPC rd, imm


Add Upper Immediate to PC.

 $rd \leftarrow pc + zr(imm)$ Instruction!JAL


Create a signed 32-bit value by zero-extending imm[31:12] to the right (see subsection 6.2.4) and add this value to the pc register, placing the result into rd.

When XLEN is 64 or 128, the immediate value is also sign-extended to the left prior to being added to the pc register.

1220 AUIPC t0, 3



$_{229}$ AUIPC t0, 0x81000



The AUIPC instruction supports two-instruction sequences to access arbitrary offsets from the PC for both control-flow transfers and data accesses. The combination of an AUIPC and the 12-bit immediate in a JALR can transfer control to any 32-bit PC-relative address, while an AUIPC plus the 12-bit immediate offset in regular load or store instructions can access any 32-bit PC-relative data address. [1, p. 14]

6.6.3 JAL rd, imm

Jump and link.

1238

1239

1240

1241

1242

1245
$$rd \leftarrow pc + 4$$


1246 $pc \leftarrow pc + sx(imm << 1)$

This instruction saves the address of the next instruction that would otherwise execute (located at pc+4) into rd and then adds immediate value to the pc causing an unconditional branch to take place.


The standard software conventions for calling subroutines use x1 as the return address (rd register in this case). [1, p. 16]

Instruction!JALR

1251 Encoding:



- imm demultiplexed value = $0000000000000001000_2 \ll 1 = 16_{10}$
- 1256 State of registers before execution:
- pc = 0x11114444
- 1258 State of registers after execution:
- pc = 0x111114454 x7 = 0x111114448
- 1260 JAL provides a method to call a subroutine using a pc-relative address.
- 1261 JAL x7, .-16



- $_{1264}$ imm demultiplexed value = 1111111111111111111000₂ $\ll 1 = -16_{10}$
- 1265 State of registers before execution:
- pc = 0x111144444
- 1267 State of registers after execution:
- $pc = 0x11114434 \ x7 = 0x11114448$

1269 6.6.4 JALR rd, rs1, imm

1270 Jump and link register.

1271 rd
$$\leftarrow$$
 pc + 4
1272 pc \leftarrow (rs1 + sx(imm)) & ~1

- This instruction saves the address of the next instruction that would otherwise execute (located at pc+4) into rd and then adds the immediate value to the rs1 register and stores the sum into the pc register causing an unconditional branch to take place.
- Note that the branch target address is calculated by sign-extending the imm[11:0] bits from the instruction, adding it to the rs1 register and *then* the LSB of the sum is to zero and the result is stored into the pc register. The discarding of the LSB allows the branch to refer to any even address.
- The standard software conventions for calling subroutines use x1 as the return address (rd register in this case). [1, p. 16]

Instruction!BEQ

1282 JALR x1, x7, 4

1283

Encoding:

1281

1284

| 31 20 | 19 | 15 | 14 12 | 11 7 | 6 0 | 1 |
|---|-------|-----|--------|------------------|---------------|--------|
| imm[11:0] | rs1 | | funct3 | $^{\mathrm{rd}}$ | opcode | |
| $\boxed{0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 0}$ | 0 0 1 | 1,1 | 0 0 0 | 0 0 0 0 1 | 1 1 0 0 1 1 1 | I-type |
| 12 | 5 | | 3 | 5 | 7 | |

1285 Before:

pc = 0x11114444

x7 = 0x44444444


1288 After

pc = 0x5555888c

x1 = 0x11114448

1291 JALR provides a method to call a subroutine using a base-displacement address.

1292 JALR x1, x0, 5



Note that the least significant bit in the result of rs1+imm is discarded/set to zero before the result is saved in the pc.

pc = 0x111144444

1298 After

pc = 0x000000004

x1 = 0x11114448


1301 6.6.5 BEQ rs1, rs2, imm

1302 Branch if equal.

pc
$$\leftarrow$$
 (rs1 == rs2) ? pc+sx(imm[12:1]<<1) : pc+4

1304 Encoding:

1305 BEQ x3, x15, 2064



 $imm[12:1] = 010000001000_2 = 1032_{10}$

 $imm = 2064_{10}$

 $_{1310}$ funct $3 = 000_2$

```
rs1 = x3

rs2 = x15
```

Instruction!BNE Instruction!BLT Instruction!BGE

6.6.6 BNE rs1, rs2, imm

```
1314 Branch if Not Equal.
```

pc
$$\leftarrow$$
 (rs1 != rs2) ? pc+sx(imm[12:1]<<1) : pc+4

1316 Encoding:

BNE x3, x15, 2064

```
imm[12:1] = 010000001000_2 = 1032_{10}
```

 $_{1321}$ $imm = 2064_{10}$

 $_{1322}$ funct $3 = 001_2$

rs1 = x3

rs2 = x15

1325 6.6.7 BLT rs1, rs2, imm

1326 Branch if Less Than.

pc
$$\leftarrow$$
 (rs1 < rs2) ? pc+sx(imm[12:1]<<1) : pc+4

1328 Encoding:

1329 BLT x3, x15, 2064

```
imm[12:1] = 010000001000_2 = 1032_{10}
```

 $imm = 2064_{10}$

1334 funct $3 = 100_2$

rs1 = x3

rs2 = x15

1337 6.6.8 BGE rs1, rs2, imm

1338 Branch if Greater or Equal.

pc \leftarrow (rs1 >= rs2) ? pc+sx(imm[12:1]<<1) : pc+4

1340 Encoding:

1341 BGE x3, x15, 2064

Instruction!BLTU Instruction!BGEU

```
imm[12:1] = 010000001000_2 = 1032_{10}
```

 $imm = 2064_{10}$

 $_{1346}$ funct $3 = 101_2$

rs1 = x3

1342

1343

rs2 = x15


$_{1349}$ 6.6.9 BLTU rs1, rs2, imm

1350 Branch if Less Than Unsigned.

```
pc \leftarrow (rs1 < rs2) ? pc+sx(imm[12:1]<<1) : pc+4
```

1352 Encoding:

1353 BLTU x3, x15, 2064



```
imm[12:1] = 010000001000_2 = 1032_{10}
```

 $imm = 2064_{10}$

 $_{1358}$ funct $3 = 110_2$

rs1 = x3

rs2 = x15

$_{361}$ 6.6.10 BGEU rs1, rs2, imm

1362 Branch if Greater or Equal Unsigned.

$$pc \leftarrow (rs1 \ge rs2) ? pc+sx(imm[12:1] << 1) : pc+4$$

1364 Encoding:

1365 BGEU x3, x15, 2064

 $1368 \quad \text{imm}[12:1] = 010000001000_2 = 1032_{10}$

 $imm = 2064_{10}$

1370 funct $3 = 111_2$

rs1 = x3

1367

rs2 = x15

→ Fix Me:

use symbols in branch examples

$_{73}$ 6.6.11 LB rd, imm(rs1)

Instruction!LB Instruction!LH Instruction!LW

Load byte.

```
_{1375} rd \leftarrow sx(m8(rs1+sx(imm)))
```

 $pc \leftarrow pc+4$

Load an 8-bit value from memory at address rs1+imm, then sign-extend it to 32 bits before storing it in

1378 rd

1379 Encoding:

1380
 LB x7, $4(x3)$

1381

1382

| 31 20 | 19 | 9 15 | 14 12 | 11 | 7 | 6 | 0 | |
|---|----|---------|--------|-------|-----|-----------|-----|--------|
| [11:0] | | rs1 | funct3 | rd | | opcode | | |
| $\boxed{0} \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0$ | 0 | 0 0 1 1 | 0 0 0 | 0 0 1 | 1,1 | 0 0 0 0 0 | 1 1 | I-type |
| 12 | | 5 | 3 | 5 | | 7 | | |

$_{\scriptscriptstyle{1383}}$ 6.6.12 LH rd, imm(rs1)

1384 Load halfword.

```
<sup>1385</sup> rd \leftarrow sx(m16(rs1+sx(imm)))
```

 $pc \leftarrow pc+4$

Load a 16-bit value from memory at address rs1+imm, then sign-extend it to 32 bits before storing it in

1388 rd

1389 Encoding:

1390
 LH x7, $4(x3)$

1391

1392

| 3 | 1 20 | 19 | | 15 | 14 12 | 11 | 7 | 6 | 0 | |
|---|---|----|-----|-----|--------|----|------------------|-----------|-----|--------|
| | imm[11:0] | | rs1 | | funct3 | | $^{\mathrm{rd}}$ | opcode | | |
| | $0 0 0 0_{\bullet} 0 0 0 0_{\bullet} 0 1 0 0_{\bullet}$ | 0 | 0 0 | 1,1 | 0 0 1 | 0 | 0 1 1 1 | 0 0 0 0 0 | 1 1 | I-type |
| | 12 | | 5 | | 3 | | 5 | 7 | | |

$_{3}$ 6.6.13 LW rd, imm(rs1)

```
Load word.
```

```
_{1395} rd \leftarrow sx(m32(rs1+sx(imm)))
```


 $pc \leftarrow pc+4$

Load a 32-bit value from memory at address rs1+imm, then store it in rd

1398 Encoding:

 1399 LW x7, 4(x3)

1400



Instruction!LBU Instruction!LHU Instruction!SB

$_{2}$ 6.6.14 LBU rd, imm(rs1)

```
1403 Load byte unsigned.
```

```
_{1404} rd \leftarrow zx(m8(rs1+sx(imm)))
```

$$_{1405}$$
 pc \leftarrow pc+4

Load an 8-bit value from memory at address rs1+imm, then zero-extend it to 32 bits before storing it in

1407 rd

1408 Encoding:

LBU
$$x7$$
, $4(x3)$

1410

1411

| 31 20 | 19 | | 15 | 14 | 12 | 11 | | 7 | 6 | | 0 | l |
|---|----|-----|-----|-----|-----|----|------------------|-----|-----|-------------------------|-----|--------|
| imm[11:0] | | rs | L | fun | ct3 | | $^{\mathrm{rd}}$ | | | opcode |) | |
| $\boxed{0} \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0$ | 0 | 0 0 | 1,1 | 1 (| 0 0 | 0 | 0 1 | 1,1 | 0 (| 0 0 0 | 1 1 | I-type |
| 12 | | 5 | | : | 3 | | 5 | | | 7 | | |

$_{412}$ 6.6.15 LHU rd, imm(rs1)

1413 Load halfword unsigned.

rd
$$\leftarrow$$
 zx(m16(rs1+sx(imm)))

Load an 16-bit value from memory at address rs1+imm, then zero-extend it to 32 bits before storing it

 $_{1417}$ in rd

1418 Encoding:

$$_{1419}$$
 LHU x7, $4(x3)$

1420

1421

| 31 20 | 19 | | 15 | 14 | 12 | 11 | | 7 | 6 | | | | | 0 | |
|-------------------------|----|-----|-----|----|------|----|-----|--------|---|---|-----|-----|---|---|--------|
| imm[11:0] | | rs1 | | fu | nct3 | | re | d | | | opc | ode | | | |
| 0 0 0 0 0 0 0 0 0 1 0 0 | 0 | 0 0 | 1,1 | 1 | 0 1 | 0 | 0 1 | 1,1 | 0 | 0 | 0_(| 0 (| 1 | 1 | I-type |
| 12 | | 5 | | | 3 | | 5 | ,) | | | 7 | 7 | | | |

$_{1422}$ 6.6.16 SB rs2, imm(rs1)

1423 Store Byte.

$$_{1424}$$
 m8(rs1+sx(imm)) \leftarrow rs2[7:0]

 $pc \leftarrow pc+4$

Store the 8-bit value in rs2[7:0] into memory at address rs1+imm.

1427 Encoding:

1429

1430

 1428 SB x3, 19(x15)

Instruction!SH Instruction!SW Instruction!ADDI

$_{\scriptscriptstyle 31}$ 6.6.17 SH rs2, imm(rs1)

1432 Store Halfword.


```
m16(rs1+sx(imm)) \leftarrow rs2[15:0]
```

 $pc \leftarrow pc+4$

Store the 16-bit value in rs2[15:0] into memory at address rs1+imm.

1436 Encoding:

 $_{1437}$ SH x3, 19(x15)



1440 6.6.18 SW rs2, imm(rs1)

1441 Store Word


$$_{1442}$$
 m16(rs1+sx(imm)) \leftarrow rs2[31:0]

pc \leftarrow pc+4

Store the 32-bit value in rs2 into memory at address rs1+imm.

1445 Encoding:

1446 SW x3, 19(x15)



1449 Show pos & neg imm examples.

6.6.19 ADDI rd, rs1, imm

1451 Add Immediate

 $_{1452}$ rd \leftarrow rs1+sx(imm)

 $pc \leftarrow pc+4$

1454 Encoding:

Instruction!SLTI
Instruction!SLTIU

```
1455 ADDI x1, x7, 4
```

1456

1457

| 31 20 | 19 | 15 | 14 12 | 11 7 | 6 0 | I |
|--|-----|-------|-------------|---------------------|-----------------------------|--------|
| imm[11:0] | | rs1 | funct3 | $^{\mathrm{rd}}$ | opcode | |
| $ \boxed{0} \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \ 0$ | 0 0 | 1 1 1 | $0 \ 0 \ 0$ | $0 \ 0 \ 0 \ 0 \ 1$ | $0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1$ | I-type |
| 12 | | 5 | 3 | 5 | 7 | = |

1458 Before:

x7 = 0x111111111

1460 After:

x1 = 0x111111115

1462 6.6.20 SLTI rd, rs1, imm

1463 Set LessThan Immediate

```
1464 rd \leftarrow (rs1 < sx(imm)) ? 1 : 0
1465 pc \leftarrow pc+4
```

If the sign-extended immediate value is less than the value in the rs1 register then the value 1 is stored in the rd register. Otherwise the value 0 is stored in the rd register.

1468 Encoding:

1469 SLTI x1, x7, 4

1470

1471

| 31 20 | 19 15 | 14 12 11 7 | 6 0 | |
|---|-----------|-----------------|---------------|--------|
| imm[11:0] | rs1 | funct3 rd | opcode | |
| $ \boxed{0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 0} $ | 0 0 1 1 1 | 0 1 0 0 0 0 0 1 | 0 0 1 0 0 1 1 | I-type |
| 12 | 5 | 3 5 | 7 | |

1472 Before:

x7 = 0x11111111

1474 After:

x1 = 0x000000000

476 **6.6.21** SLTIU rd, rs1, imm

1477 Set LessThan Immediate Unsigned

1478 rd
$$\leftarrow$$
 (rs1 < sx(imm)) ? 1 : 0
1479 pc \leftarrow pc+4

If the sign-extended immediate value is less than the value in the rs1 register then the value 1 is stored in the rd register. Otherwise the value 0 is stored in the rd register. Both the immediate and rs1

register values are treated as unsigned numbers for the purposes of the comparison.³

Instruction!XORI Instruction!ORI

1483 Encoding:

1484 SLTIU x1, x7, 4

1485

1486

| 31 20 | 19 | 15 | 14 12 1 | 1 7 | 6 0 | |
|-------------------------|---------|----|---------|------------------|---|--------|
| imm[11:0] | rs1 | | funct3 | $^{\mathrm{rd}}$ | opcode | |
| 0 0 0 0 0 0 0 0 0 1 0 0 | 0 0 1 1 | .1 | 0 1 1 0 | 0 0 0 0 1 | $\begin{bmatrix} 0 & 0 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$ | I-type |
| 12 | 5 | | 3 | 5 | 7 | |

1487 Before:

x7 = 0x81111111

1489 After:

x1 = 0x00000001

1491 6.6.22 XORI rd, rs1, imm

1492 Exclusive Or Immediate


1493
$$rd \leftarrow rs1 \hat{sx(imm)}$$

pc \leftarrow pc+4

The logical XOR of the sign-extended immediate value and the value in the rs1 register is stored in the rd register.

1497 Encoding:

1498 XORI x1, x7, 4



1501 Before:

x7 = 0x81111111

1503 After:

x1 = 0x81111115

$_{05}$ 6.6.23 ORI rd, rs1, imm

1506 Or Immediate

 $_{1507}$ rd \leftarrow rs1 | sx(imm)

pc \leftarrow pc+4


³The immediate value is first sign-extended to XLEN bits then treated as an unsigned number.[1, p. 14]

The logical OR of the sign-extended immediate value and the value in the rs1 register is stored in the Instruction!ANDI rd register. 1510

Instruction!SLLI

Encoding: 1511

ORI x1, x7, 4 1512



Before: 1515

x7 = 0x8111111111516

After: 1517

x1 = 0x811111115

6.6.24ANDI rd, rs1, imm

And Immediate 1520


 $rd \leftarrow rs1 \& sx(imm)$

 $\mathtt{pc} \leftarrow \mathtt{pc+4}$ 1522

The logical AND of the sign-extended immediate value and the value in the rs1 register is stored in the 1523 rd register. 1524

Encoding: 1525

ANDI x1, x7, 41526



Before: 1529

x7 = 0x8111111111530

After: 1531

x1 = 0x811111115

6.6.25SLLI rd, rs1, shamt 1533

Shift Left Logical Immediate 1534


 $\texttt{rd} \leftarrow \texttt{rs1} ~\texttt{<<}~\texttt{shamt}$

 $pc \leftarrow pc+4$ 1536

SLLI is a logical left shift operation (zeros are shifted into the lower bits). The value in rs1 shifted left shamt number of bits and the result placed into rd. [1, p. 14]

Instruction!SRLI Instruction!SRAI

1539 Encoding:



x3 = 0x81111111

1544 After:

x7 = 0x04444444

1546 6.6.26 SRLI rd, rs1, shamt

1547 Shift Right Logical Immediate


```
rd \leftarrow rs1 >> shamt
```

1549 pc ← pc+4

SRLI is a logical right shift operation (zeros are shifted into the higher bits). The value in rs1 shifted right shamt number of bits and the result placed into rd. [1, p. 14]

1552 Encoding:

1553 SRLI x7, x3, 2



x3 = 0x81111111

1557 After:

x7 = 0x20444444

1559 6.6.27 SRAI rd, rs1, shamt

1560 Shift Right Arithmetic Immediate

$$_{\text{1561}}\quad \text{rd} \leftarrow \text{rs1} \text{ >> shamt}$$

 $pc \leftarrow pc+4$

SRAI is a logical right shift operation (zeros are shifted into the higher bits). The value in rs1 shifted right shamt number of bits and the result placed into rd. [1, p. 14]

1565 Encoding:

1566 SRAI x7, x3, 2

Instruction!ADD Instruction!SUB

x3 = 0x811111111

1570 After:

1567

1568

x7 = 0xe0444444

1572 6.6.28 ADD rd, rs1, rs2

1573 Add

$$rd \leftarrow rs1 + rs2$$


 $pc \leftarrow pc+4$

ADD performs addition. Overflows are ignored and the low 32 bits of the result are written to rd. [1,

1577 p. 15

1578 Encoding:

1579 ADD x7, x3, x31



 $x3 = 0x811111111 \ x31 = 0x22222222$

1583 After:

x7 = 0xa33333333

$_{1585}$ 6.6.29 $\mathrm{SUB}\ \mathrm{rd},\ \mathrm{rs1},\ \mathrm{rs2}$

1586 Subtract

$$rd \leftarrow rs1 - rs2$$

 $pc \leftarrow pc+4$


SUB performs subtraction. Underflows are ignored and the low 32 bits of the result are written to rd. [1,

1590 p. 15]

1591 Encoding:

1592 SUB x7, x3, x31

1593



Instruction!SLL Instruction!SLT

x3 = 0x83333333 x31 = 0x011111111

1596 After:

x7 = 0x82222222

1598 6.6.30 SLL rd, rs1, rs2

1599 Shift Left Logical

 $_{1600}$ rd \leftarrow rs1 << rs2

 $_{1601}$ pc \leftarrow pc+4


SLL performs a logical left shift on the value in register rs1 by the shift amount held in the lower 5 bits of register rs2. [1, p. 15]

1604 Encoding:

1605 SLL x7, x3, x31

1606

1607



x3 = 0x833333333

x31 = 0x000000002

1610 After:

x7 = 0x0cccccc

$_{12}$ 6.6.31 SLT rd, rs1, rs2

1613 Set Less Than

 $rd \leftarrow (rs1 < rs2) ? 1 : 0$

 $pc \leftarrow pc+4$


SLT performs a signed compare, writing 1 to rd if rs1 < rs2, 0 otherwise. [1, p. 15]

1617 Encoding:

1618 SLT x7, x3, x31

1619

1620



Instruction!SLTU Instruction!XOR

```
x3 = 0x833333333
```

x31 = 0x00000002

1623 After:

x7 = 0x00000001

6.6.32 SLTU rd, rs1, rs2

1626 Set Less Than Unsigned


$$_{1627}$$
 rd \leftarrow (rs1 < rs2) ? 1 : 0

 $pc \leftarrow pc+4$

SLTU performs an unsigned compare, writing 1 to rd if rs1 < rs2, 0 otherwise. Note, SLTU rd, x0, rs2 sets rd to 1 if rs2 is not equal to zero, otherwise sets rd to zero (assembler pseudo-op SNEZ rd, rs). [1, p. 15]

1632 Encoding:

1633 SLTU x7, x3, x31



x3 = 0x833333333

x31 = 0x00000002

1638 After:

x7 = 0x00000000

1640 6.6.33 XOR rd, rs1, rs2

1641 Exclusive Or


$$_{1642}$$
 rd \leftarrow rs1 ^ rs2

 $pc \leftarrow pc+4$

1644 XOR performs a bit-wise exclusive or on rs1 and rs2. The result is stored on rd.

1645 Encoding:

1646 XOR x7, x3, x31



 $x_{1650} \quad x_{31} = 0x_{1888} = 0$

After: 1651

Instruction!SRL Instruction!SRA

x7 = 0x9bbbcccc1652

SRL rd, rs1, rs2 6.6.341653

Shift Right Logical 1654

$$rd \leftarrow rs1 >> rs2$$


 $pc \leftarrow pc+4$ 1656

SRL performs a logical right shift on the value in register rs1 by the shift amount held in the lower 5 1657 bits of register rs2. [1, p. 15] 1658

Encoding: 1659

SRL x7, x3, x31 1660





x3 = 0x833333333

x31 = 0x000000101664

After: 1665

1662

x7 = 0x00008333

6.6.35SRA rd, rs1, rs2

Shift Right Arithmetic 1668


$$_{1669}$$
 rd \leftarrow rs1 >> rs2

 $pc \leftarrow pc+4$ 1670

SRA performs an arithmetic right shift (the original sign bit is copied into the vacated upper bits) on 1671 the value in register rs1 by the shift amount held in the lower 5 bits of register rs2. [1, p. 14, 15] 1672

Encoding: 1673

SLA x7, x3, x31 1674



x3 = 0x8333333331677

x31 = 0x000000101678

After: 1679

x7 = 0xffff8333

Instruction!OR Instruction!AND

1681 6.6.36 OR rd, rs1, rs2

1682 Or

$$rd \leftarrow rs1 \mid rs2$$

pc \leftarrow pc+4

OR is a logical operation that performs a bit-wise OR on register rs1 and rs2 and then places the result

in rd. [1, p. 14]

1687 Encoding:

1688 OR x7, x3, x31

1689

1690

| 31 25 | 24 20 | 19 15 | 14 12 11 7 | 6 0 | |
|---|-----------|-----------|-----------------|---------------|--------|
| funct7 | rs2 | rs1 | funct3 rd | opcode | |
| $\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$ | 1 1 1 1 1 | 0 0 0 1 1 | 1 0 1 0 0 1 1 1 | 0 1 1 0 0 1 1 | R-type |
| 7 | 5 | 5 | 3 5 | 7 | |

$$x31 = 0x00000440$$

1693 After:

x7 = 0x83333773

1695 6.6.37 AND rd, rs1, rs2

1696 And


$$_{\text{1697}}\quad \text{rd} \leftarrow \text{rs1 \& rs2}$$

 $pc \leftarrow pc+4$

AND is a logical operation that performs a bit-wise AND on register rs1 and rs2 and then places the result in rd. [1, p. 14]

1701 Encoding:

1702 AND x7, x3, x31



x3 = 0x833333333

x31 = 0x000000 fe2

1707 After:

x7 = 0x00000322

6.6.38 FENCE predecessor, successor

Instruction!FENCE Instruction!FENCE.I

→ Fix Me:

Which of the i, o, r and w goes into each bit? See what gas does.

The FENCE instruction is used to order device I/O and memory accesses as viewed by other RISC-V harts and external devices or co-processors. Any combination of device input (I), device output (O), memory reads (R), and memory writes (W) may be ordered with respect to any combination of the same. Informally, no other RISC-V hart or external device can observe any operation in the successor set following a FENCE before any operation in the predecessor set preceding the FENCE. The execution environment will define what I/O operations are possible, and in particular, which load and store instructions might be treated and ordered as device input and device output operations respectively rather than memory reads and writes. For example, memory-mapped I/O devices will typically be accessed with uncached loads and stores that are ordered using the I and O bits rather than the R and W bits. Instruction-set extensions might also describe new coprocessor I/O instructions that will also be ordered using the I and O bits in a FENCE. [1, p. 21]

1721 Operation:

1710

1711

1712

1713

1714

1715

1716

1717


1718

1719

pc \leftarrow pc+4

1723 Encoding:

1724 FENCE iorw, iorw



6.6.39 FENCE.I

The FENCE.I instruction is used to synchronize the instruction and data streams. RISC-V does not guarantee that stores to instruction memory will be made visible to instruction fetches on the same RISC-V hart until a FENCE.I instruction is executed. A FENCE.I instruction only ensures that a subsequent instruction fetch on a RISC-V hart will see any previous data stores already visible to the same RISC-V hart. FENCE.I does not ensure that other RISC-V harts' instruction fetches will observe the local hart's stores in a multiprocessor system. To make a store to instruction memory visible to all RISC-V harts, the writing hart has to execute a data FENCE before requesting that all remote RISC-V harts execute a FENCE.I. [1, p. 21]

Operation:

1729

1730

1731

1732

1733


1734

1735

pc \leftarrow pc+4

1738 Encoding:

1739 FENCE.I



6.6.40 ECALL

Instruction!ECALL Instruction!EBREAK Instruction!CSRRW Instruction!CSRRS


The ECALL instruction is used to make a request to the supporting execution environment, which is usually an operating system. The ABI for the system will define how parameters for the environment request are passed, but usually these will be in defined locations in the integer register file. [1, p. 24]

ECALL

1742

1744

1746



6.6.41 EBREAK

The EBREAK instruction is used by debuggers to cause control to be transferred back to a debugging environment. [1, p. 24]

1752 EBREAK

1755

1756

1757

1758

1759

1760


1764

1765

1766

1767


1768



6.6.42 CSRRW rd, csr, rs1

The CSRRW (Atomic Read/Write CSR) instruction atomically swaps values in the CSRs and integer registers. CSRRW reads the old value of the CSR, zero-extends the value to XLEN bits, then writes it to integer register rd. The initial value in rs1 is written to the CSR. If rd=x0, then the instruction shall not read the CSR and shall not cause any of the side-effects that might occur on a CSR read. [1, p. 22]

CSRRW x3, 2, x15



6.6.43 CSRRS rd, csr, rs1

The CSRRS (Atomic Read and Set Bits in CSR) instruction reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd. The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be set in the CSR. Any bit that is high in rs1 will cause the corresponding bit to be set in the CSR, if that CSR bit is writable. Other bits in the CSR are unaffected (though CSRs might have side effects when written). [1, p. 22]

If rs1=x0, then the instruction will not write to the CSR at all, and so shall not cause any of the side effects that might otherwise occur on a CSR write, such as raising illegal instruction exceptions on accesses to read-only CSRs. Note that if rs1 specifies a register holding a zero value other than x0, the

instruction will still attempt to write the unmodified value back to the CSR and will cause any attendant side effects. [1, p. 22]

Instruction!CSRRC Instruction!CSRRWI Instruction!CSRRSI

1774 CSRRS x3, 2, x15

1777

1778

1780

1781

1782

1783


1784

1785

1786

1787

1798 1799




6.6.44 CSRRC rd, csr, rs1

The CSRRC (Atomic Read and Clear Bits in CSR) instruction reads the value of the CSR, zero-extends the value to XLEN bits, and writes it to integer register rd. The initial value in integer register rs1 is treated as a bit mask that specifies bit positions to be cleared in the CSR. Any bit that is high in rs1 will cause the corresponding bit to be cleared in the CSR, if that CSR bit is writable. Other bits in the CSR are unaffected. [1, p. 22]

If rs1=x0, then the instruction will not write to the CSR at all, and so shall not cause any of the side effects that might otherwise occur on a CSR write, such as raising illegal instruction exceptions on accesses to read-only CSRs. Note that if rs1 specifies a register holding a zero value other than x0, the instruction will still attempt to write the unmodified value back to the CSR and will cause any attendant side effects. [1, p. 22]


1788 CSRRC x3, 2, x15



6.6.45 CSRRWI rd, csr, imm

This instruction is the same as CSRRW except a 5-bit unsigned (zero-extended) immediate value is used rather than the value from a register.

1794 CSRRWI x3, 2, 7




6.6.46 CSRRSI rd, csr, rs1

This instruction is the same as CSRRS except a 5-bit unsigned (zero-extended) immediate value is used rather than the value from a register.

If the uimm[4:0] field is zero, then this instruction will not write to the CSR, and shall not cause any of the side effects that might otherwise occur on a CSR write. For CSRRWI, if rd=x0, then the instruction shall not read the CSR and shall not cause any of the side-effects that might occur on a CSR read. [1, p. 22]

1804 CSRRSI x3, 2, 7




Instruction!CSRRCI RV32M Instruction!MUL Instruction!MULH

6.6.47 CSRRCI rd, csr, rs1

This instruction is the same as CSRRC except a 5-bit unsigned (zero-extended) immediate value is used rather than the value from a register.

If the uimm[4:0] field is zero, then this instruction will not write to the CSR, and shall not cause any of the side effects that might otherwise occur on a CSR write. For CSRRWI, if rd=x0, then the instruction shall not read the CSR and shall not cause any of the side-effects that might occur on a CSR read. [1, p. 22]

1814 CSRRCI x3, 2, 7




6.7 RV32M Standard Extension

¹⁸¹⁸ 32-bit integer multiply and divide instructions.

1819 6.7.1 MUL rd, rs1, rs2


Multiply rs1 by rs2 and store the least significant 32-bits of the result in rd.

1821 MUL x7, x3, x31



6.7.2 MULH rd, rs1, rs2

1825 MULH x7, x3, x31




6.7.3 MULHS rd, rs1, rs2

MULHS x7, x3, x31

1829 1830

1831



Instruction!MULHS Instruction!MULHU Instruction!DIV Instruction!DIVU Instruction!REM


6.7.4 MULHU rd, rs1, rs2

MULHU x7, x3, x31

1834 1835


6.7.5 DIV rd, rs1, rs2

DIV x7, x3, x31 1837




6.7.6 DIVU rd, rs1, rs2

DIVU x7, x3, x31 1841



6.7.7 REM rd, rs1, rs2

REM x7, x3, x31 1845



$^{\scriptscriptstyle{\mathsf{B48}}}$ 6.7.8 REMU rd, rs1, rs2

Instruction!REMU RV32A RV32F RV32D

1849 REMU x7, x3, x31

1850

1851

| 0 | | | | | | |
|---|-------------|-------------|-----------|-----------------|---------------|--------|
| | 31 | 25 24 20 | 19 15 | 14 12 11 7 | 6 0 | |
| | funct7 | rs2 | rs1 | funct3 rd | opcode | |
| | 0 0 0 0 0 0 | 1 1 1 1 1 1 | 0 0 1 1 1 | 1 1 1 0 0 1 1 1 | 0 1 1 0 0 1 1 | R-type |
| | 7 | 5 | 5 | 3 5 | 7 | |

852 6.8 RV32A Standard Extension

1853 32-bit atomic operations.

4 6.9 RV32F Standard Extension

1855 32-bit IEEE floating point instructions.

6.10 RV32D Standard Extension

64-bit IEEE floating point instructions.

Appendix A

Installing a RISC-V Toolchain

A.1 The GNU Toolchain

- Discuss the GNU toolchain elements used to experiment with the material in this book.
- The instructions and examples here were all implemented on Ubuntu 16.04 LTS.

→ Fix Me:

It would be good to find some Mac and Windows users to write and test proper variations on this section to address those systems. Pull requests, welcome!

```
Install custom code in a location that will not cause interference with other applications and allow for
easy cleanup. These instructions install the toolchain in /usr/local/riscv. At any time you can
remove the lot and start over by executing the following command:
```

```
1866 rm -rf /usr/local/riscv/*
```

- 1867 Tested on Ubuntu 16.04 LTS. 18.04 was just released... update accordingly.
- These are the only commands that you should perform as root when installing the toolchain:

```
sudo apt-get install autoconf automake autotools-dev curl libmpc-dev \
libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
libtool patchutils bc zlib1g-dev libexpat-dev
sudo mkdir -p /usr/local/riscv/
sudo chmod 777 /usr/local/riscv/
```

- All other commands should be executed as a regular user. This will eliminate the possibility of clobbering system files that should not be touched when tinkering with the toolchain applications.
- To download, compile and "install" the toolchain:

```
# riscv toolchain:
1878 #
1879 # https://riscv.org/software-tools/risc-v-gnu-compiler-toolchain/
1880
1881 git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
1882 cd riscv-gnu-toolchain
```

- 1883 ./configure --prefix=/usr/local/riscv/rv32i --with-arch=rv32i --with-abi=ilp32 1884 make
- 1885 make install
- Need to discuss augmenting the PATH environment variable.
- Discuss the choice of ilp32 as well as what the other variations would do.
- Discuss rv32im and note that the details are found in chapter 6.

1889 A.2 rvddt

Discuss installing the ryddt simulator here.

$_{ iny 1891}$ Appendix ${f B}$

Floating Point Numbers

B.1 IEEE-754 Floating Point Number Representation

This section provides an overview of the IEEE-754 32-bit binary floating point format.

- Recall that the place values for integer binary numbers are:
- ... 128 64 32 16 8 4 2 1

1896

1897

1899

1900

1901

1902

1903

1904

1905

1906

1907

1908

1909

1910

1911

- We can extend this to the right in binary similar to the way we do for decimal numbers:
- ... 128 64 32 16 8 4 2 1 . 1/2 1/4 1/8 1/16 1/32 1/64 1/128 ...
 - The '.' in a binary number is a binary point, not a decimal point.
- We use scientific notation as in 2.7×10^{-47} to express either small fractions or large numbers when we are not concerned every last digit needed to represent the entire, exact, value of a number.
- The format of a number in scientific notation is $mantissa \times base^{exponent}$
- In binary we have $mantissa \times 2^{exponent}$
- IEEE-754 format requires binary numbers to be normalized to 1.significand \times 2^{exponent} where the significand is the portion of the mantissa that is to the right of the binary-point.
 - The unnormalized binary value of -2.625 is 10.101
 - The normalized value of -2.625 is 1.0101×2^1
- We need not store the '1.' because *all* normalized floating point numbers will start that way. Thus we can save memory when storing normalized values by adding 1 to the significand.

$$\bullet \ -((1+\tfrac{1}{4}+\tfrac{1}{16})\times 2^{128-127}) = -((1+\tfrac{1}{4}+\tfrac{1}{16})\times 2^1) = -(2+\tfrac{1}{2}+\tfrac{1}{8}) = -(2+.5+.125) = -2.625$$

• IEEE754 formats:

1912

1913

1914

1915

1916

1917

1918

1919

1920

1921

1922

1923

1924

1926

1927

1928

1929

1930

1931

1934

| | IEEE754 32-bit | IEEE754 64-bit |
|--------------|---------------------|-----------------------|
| sign | 1 bit | 1 bit |
| exponent | 8 bits (excess-127) | 11 bits (excess-1023) |
| mantissa | 23 bits | 52 bits |
| max exponent | 127 | 1023 |
| min exponent | -126 | -1022 |

- When the exponent is all ones, the mantissa is all zeros, and the sign is zero, the number represents positive infinity.
- When the exponent is all ones, the mantissa is all zeros, and the sign is one, the number represents negative infinity.
- Note that the binary representation of an IEEE754 number in memory can be compared for magnitude with another one using the same logic as for comparing two's complement signed integers because the magnitude of an IEEE number grows upward and downward in the same fashion as signed integers. This is why we use excess notation and locate the significand's sign bit on the left of the exponent.
- Note that zero is a special case number. Recall that a normalized number has an implied 1-bit to the left of the significand... which means that there is no way to represent zero! Zero is represented by an exponent of all-zeros and a significand of all-zeros. This definition allows for a positive and a negative zero if we observe that the sign can be either 1 or 0.
- On the number-line, numbers between zero and the smallest fraction in either direction are in the underflow areas.

▶ Fix Me:

Need to add the standard lecture number-line diagram showing where the over/under-flow areas are and why.

- On the number line, numbers greater than the mantissa of all-ones and the largest exponent allowed are in the *overflow* areas.
- Note that numbers have a higher resolution on the number line when the exponent is smaller.

B.1.1 Floating Point Number Accuracy

Due to the finite number of bits used to store the value of a floating point number, it is not possible to represent every one of the infinite values on the real number line. The following C programs illustrate this point.

B.1.1.1 Powers Of Two

Just like the integer numbers, the powers of two that have bits to represent them can be represented perfectly... as can their sums (provided that the significand requires no more than 23 bits.)

Listing B.1: powersoftwo.c

```
Precise Powers of Two
```

```
1939
     #include <stdio.h>
     #include <stdlib.h>
19412
     #include <unistd.h>
19423
19434
     union floatbin
19445
19456
           unsigned int
                                i;
19467
19478
           float
                                f;
     }:
19489
```

```
19490
     int main()
19501
     ₹
          union floatbin
19512
          union floatbin
19923
                              у;
19534
          int
                              i:
          x.f = 1.0;
19545
          while (x.f > 1.0/1024.0)
19556
19567
               y.f = -x.f;
19578
               printf("%25.10f = %08x
                                                 %25.10f = %08x\n", x.f, x.i, y.f, y.i);
19589
195290
               x.f = x.f/2.0;
19601
1962
     }
```

Listing B.2: powersoftwo.out Output from powersoftwo.c

```
1.00000000000 = 3f800000
                                                 -1.00000000000 = bf800000
19641
    0.5000000000 = 3f000000
                                                  -0.50000000000 = bf0000000
19652
    0.2500000000 = 3e800000
                                                  -0.25000000000 = be8000000
19663
    0.1250000000 = 3e000000
                                                  -0.12500000000 = be0000000
19674
    0.0625000000 = 3d800000
                                                  -0.0625000000 = bd800000
19685
    0.0312500000 = 3d000000
                                                  -0.0312500000 = bd000000
19696
    0.0156250000 = 3c800000
                                                  -0.0156250000 = bc800000
19707
    0.0078125000 = 3c000000
                                                  -0.0078125000 = bc000000
19718
    0.0039062500 = 3b800000
                                                  -0.0039062500 = bb800000
    0.0019531250 = 3b000000
                                                  -0.0019531250 = bb000000
19730
```

B.1.1.2 Clean Decimal Numbers

When dealing with decimal values, you will find that they don't map simply into binary floating point values.

Note how the decimal numbers are not accurately represented as they get larger. The decimal number on line 10 of Listing B.4 can be perfectly represented in IEEE format. However, a problem arises in the 11Th loop iteration. It is due to the fact that the binary number can not be represented accurately in IEEE format. Its least significant bits were truncated in a best-effort attempt at rounding the value off in order to fit the value into the bits provided. This is an example of low order truncation. Once this happens, the value of x.f is no longer as precise as it could be given more bits in which to save its value.

Listing B.3: cleandecimal.c Print Clean Decimal Numbers

1976 1977

1978

1979

1981

1982

```
1984
     #include <stdio.h>
19851
19862
     #include <stdlib.h>
     #include <unistd.h>
19873
19881
     union floatbin
19895
19906
                               i;
19917
          unsigned int
19928
          float
                               f:
19939
     }:
         main()
     int
19940
19951
          union floatbin
19962
                              х, у;
19973
                               i;
19984
          x.f = 10;
19995
          while (x.f \le 1000000000000000)
20006
20017
               y.f = -x.f;
20028
               printf("%25.10f = %08x
                                                  %25.10f = %08x\n", x.f, x.i, y.f, y.i);
20039
```

```
20000 x.f = x.f*10.0;
2000a }
20009 }
```

Listing B.4: cleandecimal.out Output from cleandecimal.c

```
10.0000000000 = 41200000
                                                    -10.00000000000 = c1200000
20091
              100.00000000000 = 42c80000
                                                   -100.00000000000 = c2c80000
20102
                                                  -1000.000000000000 = c47a00000
             1000.00000000000 = 447a0000
20113
            10000.0000000000 = 461c4000
                                                 -10000.00000000000 = c61c4000
20124
20135
           100000.00000000000 = 47c35000
                                                -100000.00000000000 = c7c35000
          1000000.00000000000 = 49742400
                                               -1000000.00000000000 = c9742400
20146
         10000000.0000000000000 = 4b189680
                                              20157
20168
        1000000000.000000000000000 = 4cbebc20
                                             -1000000000.0000000000 = ce6e6b28
20179
      10000000000.0000000000000000 = 501502f9
                                           201180
      99999997952.0000000000 = 51ba43b7
                                           -99999997952.0000000000 = d1ba43b7
201191
     999999995904.000000000000000 = 5368d4a5
                                          9999999827968.0000000000 = 551184e7
                                          -9999999827968.0000000000000 = d51184e7
28223
```

B.1.1.3 Accumulation of Error

These rounding errors can be exaggerated when the number we multiply the x.f value by is, itself, something that can not be accurately represented in IEEE form.¹

→ Fix Me:

In a lecture one would show that one tenth is a repeating non-terminating binary number that gets truncated. This discussion should be reproduced here in text form.

For example, if we multiply our x.f value by $\frac{1}{10}$ each time, we can never be accurate and we start accumulating errors immediately.

Listing B.5: erroraccumulation.c Accumulation of Error

2026

2027

```
2028
     #include <stdio.h>
20291
     #include <stdlib.h>
20302
     #include <unistd.h>
20313
20335
     union floatbin
20346
20357
          unsigned int
                               i;
          float
                               f;
20368
     };
20379
     int main()
20380
2039
20402
          union floatbin
                               х, у;
                               i;
          int
20413
20424
          x.f = .1;
20435
          while (x.f \le 2.0)
20446
20457
               y.f = -x.f;
20468
               printf("%25.10f = %08x
                                                   %25.10f = %08x\n", x.f, x.i, y.f, y.i);
20479
               x.f += .1;
20480
          }
204291
     }
20502
```

Listing B.6: erroraccumulation.out Output from erroraccumulation.c

```
2052
20531 0.1000000015 = 3dcccccd -0.1000000015 = bdcccccd
```

¹Applications requiring accurate decimal values, such as financial accounting systems, can use a packed-decimal numeric format to avoid unexpected oddities caused by the use of binary numbers.

```
0.2000000030 = 3e4cccd
                                                -0.2000000030 = be4cccd
    0.300000119 = 3e99999a
                                                -0.3000000119 = be99999a
20553
    0.4000000060 = 3eccccd
                                                -0.4000000060 = beccccd
20564
    0.50000000000 = 3f000000
                                                -0.50000000000 = bf000000
20575
    0.6000000238 = 3f19999a
                                                -0.6000000238 = bf19999a
20586
    0.7000000477 = 3f333334
                                                -0.7000000477 = bf333334
20597
    0.8000000715 = 3f4cccce
                                                -0.8000000715 = bf4cccce
20608
    0.9000000954 = 3f666668
                                                -0.9000000954 = bf666668
20619
    1.0000001192 = 3f800001
                                                -1.0000001192 = bf800001
20620
    1.1000001431 = 3f8cccce
                                                -1.1000001431 = bf8cccce
20631
20642
    1.2000001669 = 3f99999b
                                                -1.2000001669 = bf99999b
    1.3000001907 = 3fa66668
                                                -1.3000001907 = bfa66668
20653
    1.4000002146 = 3fb33335
                                                -1.4000002146 = bfb33335
    1.5000002384 = 3fc00002
                                                -1.5000002384 = bfc00002
20675
    1.6000002623 = 3fcccccf
                                                -1.6000002623 = bfccccf
20686
20697
    1.7000002861 = 3fd9999c
                                                -1.7000002861 = bfd9999c
    1.8000003099 = 3fe66669
                                                 -1.8000003099 = bfe66669
207/08
    1.9000003338 = 3ff33336
                                                -1.9000003338 = bff33336
38719
```

B.1.2 Reducing Error Accumulation

In order to use floating point numbers in a program without causing excessive rounding problems an algorithm can be redesigned such that the accumulation is eliminated. This example is similar to the previous one, but this time we recalculate the desired value from a known-accurate integer value. Some rounding errors remain present, but they can not accumulate.

Listing B.7: errorcompensation.c

Accumulation of Error

2074

2075

2077

```
2078
     #include <stdio.h>
     #include <stdlib.h>
20802
     #include <unistd.h>
20813
20821
     union floatbin
20835
20846
          unsigned int
20857
                               i :
20868
          float
20879
     };
         main()
     int
20880
2089
          union floatbin
20902
                               x, y;
                               i;
20913
20921
          i = 1;
20935
          while (i \leq 20)
20946
20957
               x.f = i/10.0;
20979
               v.f = -x.f;
               printf("%25.10f = %08x
                                                  %25.10f = %08x\n", x.f, x.i, y.f, y.i);
20980
               i++;
20991
          }
210002
          return(0);
     }
21831
```

Listing B.8: errorcompensation.out

Output from erroraccumulation.c

```
2104
    0.100000015 = 3dccccd
                                               -0.1000000015 = bdccccd
21051
    0.2000000030 = 3e4cccd
                                               -0.2000000030 = be4cccd
21062
    0.3000000119 = 3e99999a
                                               -0.3000000119 = be99999a
21073
    0.4000000060 = 3eccccd
                                               -0.4000000060 = beccccd
21084
    0.5000000000 = 3f000000
                                               -0.5000000000 = bf000000
    0.6000000238 = 3f19999a
                                               -0.6000000238 = bf19999a
```

| 21117 | 0.6999999881 = 3f333333 | -0.6999999881 = bf3333333 | |
|----------------|-------------------------|------------------------------|---|
| 21128 | 0.8000000119 = 3f4cccd | -0.8000000119 = bf4cccd | |
| 21139 | 0.8999999762 = 3f666666 | -0.8999999762 = bf666666 | |
| 211140 | 1.0000000000 = 3f800000 | -1.0000000000000 = bf8000000 | İ |
| 211151 | 1.1000000238 = 3f8ccccd | -1.1000000238 = bf8ccccd | |
| 211162 | 1.2000000477 = 3f99999a | -1.2000000477 = bf99999a | |
| 211173 | 1.2999999523 = 3fa66666 | -1.2999999523 = bfa66666 | |
| 211184 | 1.3999999762 = 3fb33333 | -1.3999999762 = bfb33333 | İ |
| 211195 | 1.5000000000 = 3fc00000 | -1.50000000000 = bfc00000 | |
| 21206 | 1.6000000238 = 3fcccccd | -1.6000000238 = bfccccd | |
| 21217 | 1.7000000477 = 3fd9999a | -1.7000000477 = bfd9999a | |
| 212/28 | 1.7999999523 = 3fe66666 | -1.7999999523 = bfe66666 | İ |
| 212139 | 1.8999999762 = 3ff33333 | -1.8999999762 = bff33333 | İ |
| 21 28 0 | 2.0000000000 = 40000000 | -2.000000000000 = c00000000 | |
| | | | |

Appendix C

The ASCII Character Set

²¹²⁸ A slightly abriged version of the Linux "ASCII" man(1) page.

$_{\scriptscriptstyle{2129}}$ C.1 NAME

ascii - ASCII character set encoded in octal, decimal, and hexadecimal

C.2 DESCRIPTION

ASCII is the American Standard Code for Information Interchange. It is a 7-bit code. Many 8-bit codes (e.g., ISO 8859-1) contain ASCII as their lower half. The international counterpart of ASCII is known as ISO 646-IRV.

The following table contains the 128 ASCII characters.

²¹³⁶ C program '\X' escapes are noted.

| 2137 | Oct | Dec | Hex | Char | • | Oct | Dec | Hex | Char |
|--------------|-----|-----|-----|------|-----------------------|-----|-----|-----|------|
| 2138 2139 | 000 | 0 | 00 | NUL | '\0' (null character) | 100 | 64 | 40 | @ |
| 2140 | 001 | 1 | 01 | SOH | (start of heading) | 101 | 65 | 41 | Α |
| 2141 | 002 | 2 | 02 | STX | (start of text) | 102 | 66 | 42 | В |
| 2142 | 003 | 3 | 03 | ETX | (end of text) | 103 | 67 | 43 | C |
| 2143 | 004 | 4 | 04 | EOT | (end of transmission) | 104 | 68 | 44 | D |
| 2144 | 005 | 5 | 05 | ENQ | (enquiry) | 105 | 69 | 45 | E |
| 2145 | 006 | 6 | 06 | ACK | (acknowledge) | 106 | 70 | 46 | F |
| 2146 | 007 | 7 | 07 | BEL | '\a' (bell) | 107 | 71 | 47 | G |
| 2147 | 010 | 8 | 80 | BS | '\b' (backspace) | 110 | 72 | 48 | H |
| 2148 | 011 | 9 | 09 | HT | '\t' (horizontal tab) | 111 | 73 | 49 | I |
| 2149 | 012 | 10 | OA | LF | '\n' (new line) | 112 | 74 | 4A | J |
| 2150 | 013 | 11 | OB | VT | '\v' (vertical tab) | 113 | 75 | 4B | K |
| 2151 | 014 | 12 | OC | FF | '\f' (form feed) | 114 | 76 | 4C | L |
| 2152 | 015 | 13 | OD | CR | '\r' (carriage ret) | 115 | 77 | 4D | M |

| 2153 | 016 | 14 | 0E | SO | (shift out) | 116 | 78 | 4E | N | |
|------|-----|----|----|-----|---|-----|-----|----|-----|-----|
| 2154 | 017 | 15 | OF | SI | (shift in) | 117 | 79 | 4F | 0 | |
| 2155 | 020 | 16 | 10 | DLE | (data link escape) | 120 | 80 | 50 | P | |
| 2156 | 021 | 17 | 11 | DC1 | (device control 1) | 121 | 81 | 51 | Q | |
| 2157 | 022 | 18 | 12 | DC2 | (device control 2) | 122 | 82 | 52 | R | |
| 2158 | 023 | 19 | 13 | DC3 | (device control 3) | 123 | 83 | 53 | S | |
| 2159 | 024 | 20 | 14 | | • | 124 | 84 | 54 | T | |
| 2160 | 025 | 21 | 15 | NAK | (negative ack.) | 125 | 85 | 55 | U | |
| 2161 | 026 | 22 | 16 | SYN | (synchronous idle) | 126 | 86 | 56 | V | |
| 2162 | 027 | 23 | 17 | ETB | (end of trans. blk) | 127 | 87 | 57 | W | |
| 2163 | 030 | 24 | 18 | | (cancel) | 130 | 88 | 58 | X | |
| 2164 | 031 | 25 | 19 | EM | (end of medium) | 131 | 89 | 59 | Y | |
| 2165 | 032 | 26 | 1A | SUB | (substitute) | 132 | 90 | 5A | Z | |
| 2166 | 033 | 27 | 1B | ESC | (escape) | 133 | 91 | 5B | [| |
| 2167 | 034 | 28 | 1C | FS | (file separator) | 134 | 92 | 5C | | //, |
| 2168 | 035 | 29 | 1D | GS | (group separator) | 135 | 93 | 5D |] | |
| 2169 | 036 | 30 | 1E | RS | (record separator) | 136 | 94 | 5E | ^ | |
| 2170 | 037 | 31 | 1F | US | (unit separator) | 137 | 95 | 5F | - | |
| 2171 | 040 | 32 | 20 | SPA | CE | 140 | 96 | 60 | • | |
| 2172 | 041 | 33 | 21 | ! | | 141 | 97 | 61 | a | |
| 2173 | 042 | 34 | 22 | " | | 142 | 98 | 62 | b | |
| 2174 | 043 | 35 | 23 | # | | 143 | 99 | 63 | С | |
| 2175 | 044 | 36 | 24 | \$ | | 144 | 100 | 64 | d | |
| 2176 | 045 | 37 | 25 | % | | 145 | 101 | 65 | е | |
| 2177 | 046 | 38 | 26 | & | | 146 | 102 | 66 | f | |
| 2178 | 047 | 39 | 27 | , | | 147 | 103 | 67 | g | |
| 2179 | 050 | 40 | 28 | (| | 150 | 104 | 68 | h | |
| 2180 | 051 | 41 | 29 |) | | 151 | 105 | 69 | i | |
| 2181 | 052 | 42 | 2A | * | | 152 | 106 | 6A | j | |
| 2182 | 053 | 43 | 2B | + | | 153 | 107 | 6B | k | |
| 2183 | 054 | 44 | 2C | , | | 154 | 108 | 6C | 1 | |
| 2184 | 055 | 45 | 2D | - | | 155 | 109 | 6D | m | |
| 2185 | 056 | 46 | 2E | • | | 156 | 110 | 6E | n | |
| 2186 | 057 | 47 | 2F | / | | 157 | 111 | 6F | 0 | |
| 2187 | 060 | 48 | 30 | 0 | | 160 | 112 | 70 | p | |
| 2188 | 061 | 49 | 31 | 1 | | 161 | 113 | 71 | q | |
| 2189 | 062 | 50 | 32 | 2 | | 162 | 114 | 72 | r | |
| 2190 | 063 | 51 | 33 | 3 | | 163 | 115 | 73 | S | |
| 2191 | 064 | 52 | 34 | 4 | | 164 | 116 | 74 | t | |
| 2192 | 065 | 53 | 35 | 5 | | 165 | 117 | 75 | u | |
| 2193 | 066 | 54 | 36 | 6 | | 166 | 118 | 76 | V | |
| 2194 | 067 | 55 | 37 | 7 | | 167 | 119 | 77 | W | |
| 2195 | 070 | 56 | 38 | 8 | | 170 | 120 | 78 | X | |
| 2196 | 071 | 57 | 39 | 9 | | 171 | 121 | 79 | У | |
| 2197 | 072 | 58 | ЗА | : | | 172 | 122 | 7A | Z | |
| 2198 | 073 | 59 | 3B | ; | | 173 | 123 | 7B | { | |
| 2199 | 074 | 60 | 3C | < | | 174 | 124 | 7C | | |
| 2200 | 075 | 61 | 3D | = | | 175 | 125 | 7D | } | |
| 2201 | 076 | 62 | 3E | > | | 176 | 126 | 7E | ~ | |
| 2202 | 077 | 63 | 3F | ? | | 177 | 127 | 7F | DEL | |

C.2.1 Tables

For convenience, below are more compact tables in hex and decimal.

```
2 3 4 5 6 7
                                      30 40 50 60 70 80 90 100 110 120
2205
2206
                   0 @ P '
                                           (
                                               2
                                                  <
                                                      F
                                                         Ρ
                                                             Z
             0:
                                    0:
                                                                 Ы
                                                                          х
                                           )
                                               3
             1: ! 1 A Q a q
                                    1:
                                                      G
                                                          Q
                                                             е
                                                                      0
                                                                          У
2208
                   2 B R b r
                                    2:
                                               4
                                                  >
                                                      Η
                                                                 f
                                                         R
                                                                          Z
                                                                      p
                                               5
                                                  ?
                # 3 C S c s
                                    3:
                                       !
                                           +
                                                      Ι
                                                         S
                                                             ]
                                                                           {
                                                                 g
                                                                      q
2210
             4: $ 4 D T d t
                                    4:
                                               6
                                                  0
                                                      J
                                                         Т
                                                                 h
                                                                      r
                                                                           1
2211
             5: % 5 E U e u
                                    5:
                                       #
                                               7
                                                  Α
                                                      K
                                                                          }
                                                                      s
2212
                                                         V
             6: & 6 F V f v
                                    6:
                                       $
                                               8
                                                  В
                                                      L
                                                                 j
                                                                      t
             7: ' 7 G W g w
                                    7:
                                       %
                                               9
                                                  С
                                                      М
                                                         W
                                                                 k
                                                                     u
                                                                         DEL
                                                             a
2214
                                    8: &
                                           0
                                                  D
                                                      N
                                                                 1
             8: (8 H X h x
                                                         X
                                                             b
                                                                      V
             9: ) 9 I Y i y
                                                  Ε
                                           1
                                                      0
                                                                      W
2216
             A: *:
                     JZjz
2217
             B: +; K [ k {
2218
             C: , < L \ 1 |
2219
             D: - = M ] m }
2220
             E: . > N ^n ^m
2221
             F: / ? O _ o DEL
2222
```

C.3 NOTES

$_{224}$ C.3.1 History

- 2225 An ascii manual page appeared in Version 7 of AT&T UNIX.
- On older terminals, the underscore code is displayed as a left arrow, called backarrow, the caret is displayed as an up-arrow and the vertical bar has a hole in the middle.
- Uppercase and lowercase characters differ by just one bit and the ASCII character 2 differs from the double quote by just one bit, too. That made it much easier to encode characters mechanically or with a non-microcontroller-based electronic keyboard and that pairing was found on old teletypes.
- The ASCII standard was published by the United States of America Stan- dards Institute (USASI) in 1968.

C.4 COLOPHON

This page is part of release 4.04 of the Linux man-pages project. A description of the project, information about reporting bugs, and the latest version of this page, can be found at http://www.kernel.org/doc/man-pages/.

Appendix D

2248

2249

2251

2254

2256

2257

2259

2260

2261

2269

2270

2271

2272

2273

2274

Attribution 4.0 International

Creative Commons Corporation ("Creative Commons") is not a law firm and does not provide legal services or legal advice.
Distribution of Creative Commons public licenses does not create a lawyer-client or other relationship. Creative Commons makes
its licenses and related information available on an "as-is" basis. Creative Commons gives no warranties regarding its licenses,
any material licensed under their terms and conditions, or any related information. Creative Commons disclaims all liability for
damages resulting from their use to the fullest extent possible.

Using Creative Commons Public Licenses

Creative Commons public licenses provide a standard set of terms and conditions that creators and other rights holders may use to share original works of authorship and other material subject to copyright and certain other rights specified in the public license below. The following considerations are for informational purposes only, are not exhaustive, and do not form part of our licenses.

Considerations for licensors: Our public licenses are intended for use by those authorized to give the public permission to use material in ways otherwise restricted by copyright and certain other rights. Our licenses are irrevocable. Licensors should read and understand the terms and conditions of the license they choose before applying it. Licensors should also secure all rights necessary before applying our licenses so that the public can reuse the material as expected. Licensors should clearly mark any material not subject to the license. This includes other CC-licensed material, or material used under an exception or limitation to copyright. More considerations for licensors: http://wiki.creativecommons.org/Considerations_for_licensors

Considerations for the public: By using one of our public licenses, a licensor grants the public permission to use the licensed material under specified terms and conditions. If the licensor's permission is not necessary for any reason-for example, because of any applicable exception or limitation to copyright-then that use is not regulated by the license. Our licenses grant only permissions under copyright and certain other rights that a licensor has authority to grant. Use of the licensed material may still be restricted for other reasons, including because others have copyright or other rights in the material. A licensor may make special requests, such as asking that all changes be marked or described. Although not required by our licenses, you are encouraged to respect those requests where reasonable. More considerations for the public: https://wiki.creativecommons.org/Considerations_for_licensees

Creative Commons Attribution 4.0 International Public License

By exercising the Licensed Rights (defined below), You accept and agree to be bound by the terms and conditions of this Creative Commons Attribution 4.0 International Public License ("Public License"). To the extent this Public License may be interpreted as a contract, You are granted the Licensed Rights in consideration of Your acceptance of these terms and conditions, and the Licensor grants You such rights in consideration of benefits the Licensor receives from making the Licensed Material available under these terms and conditions.

Section 1. Definitions

- a. Adapted Material means material subject to Copyright and Similar Rights that is derived from or based upon the Licensed Material and in which the Licensed Material is translated, altered, arranged, transformed, or otherwise modified in a manner requiring permission under the Copyright and Similar Rights held by the Licensor. For purposes of this Public License, where the Licensed Material is a musical work, performance, or sound recording, Adapted Material is always produced where the Licensed Material is synched in timed relation with a moving image.
- b. Adapter's License means the license You apply to Your Copyright and Similar Rights in Your contributions to Adapted Material in accordance with the terms and conditions of this Public License.

- c. Copyright and Similar Rights means copyright and/or similar rights closely related to copyright including, without limitation, performance, broadcast, sound recording, and Sui Generis Database Rights, without regard to how the rights are labeled or categorized. For purposes of this Public License, the rights specified in Section 2(b)(1)-(2) are not Copyright and Similar Rights.
- d. Effective Technological Measures means those measures that, in the absence of proper authority, may not be circumvented under laws fulfilling obligations under Article 11 of the WIPO Copyright Treaty adopted on December 20, 1996, and/or similar international agreements.
 - e. Exceptions and Limitations means fair use, fair dealing, and/or any other exception or limitation to Copyright and Similar Rights that applies to Your use of the Licensed Material.
 - f. Licensed Material means the artistic or literary work, database, or other material to which the Licensor applied this Public License.
 - g. Licensed Rights means the rights granted to You subject to the terms and conditions of this Public License, which are limited to all Copyright and Similar Rights that apply to Your use of the Licensed Material and that the Licensor has authority to license.
 - h. Licensor means the individual(s) or entity(ies) granting rights under this Public License.
 - i. Share means to provide material to the public by any means or process that requires permission under the Licensed Rights, such as reproduction, public display, public performance, distribution, dissemination, communication, or importation, and to make material available to the public including in ways that members of the public may access the material from a place and at a time individually chosen by them.
 - j. Sui Generis Database Rights means rights other than copyright resulting from Directive 96/9/EC of the European Parliament and of the Council of 11 March 1996 on the legal protection of databases, as amended and/or succeeded, as well as other essentially equivalent rights anywhere in the world.
 - k. You means the individual or entity exercising the Licensed Rights under this Public License. Your has a corresponding meaning.

Section 2. Scope

a. License grant.

- 1. Subject to the terms and conditions of this Public License, the Licensor hereby grants You a worldwide, royalty-free, non-sublicensable, non-exclusive, irrevocable license to exercise the Licensed Rights in the Licensed Material to:
 - a. reproduce and Share the Licensed Material, in whole or in part; and
 - b. produce, reproduce, and Share Adapted Material.
- 2. Exceptions and Limitations. For the avoidance of doubt, where Exceptions and Limitations apply to Your use, this Public License does not apply, and You do not need to comply with its terms and conditions.
- 3. Term. The term of this Public License is specified in Section 6(a)
- 4. Media and formats; technical modifications allowed. The Licensor authorizes You to exercise the Licensed Rights in all media and formats whether now known or hereafter created, and to make technical modifications necessary to do so. The Licensor waives and/or agrees not to assert any right or authority to forbid You from making technical modifications necessary to exercise the Licensed Rights, including technical modifications necessary to circumvent Effective Technological Measures. For purposes of this Public License, simply making modifications authorized by this Section 2(a) (4) never produces Adapted Material.
- 5. Downstream recipients
 - a. Offer from the Licensor Licensed Material. Every recipient of the Licensed Material automatically receives an offer from the Licensor to exercise the Licensed Rights under the terms and conditions of this Public License.
 - b. No downstream restrictions. You may not offer or impose any additional or different terms or conditions on, or apply any Effective Technological Measures to, the Licensed Material if doing so restricts exercise of the Licensed Rights by any recipient of the Licensed Material.
- 6. No endorsement. Nothing in this Public License constitutes or may be construed as permission to assert or imply that You are, or that Your use of the Licensed Material is, connected with, or sponsored, endorsed, or granted official status by, the Licensor or others designated to receive attribution as provided in Section 3(a)(1)(A)(i).
- b. Other rights.
 - 1. Moral rights, such as the right of integrity, are not licensed under this Public License, nor are publicity, privacy, and/or other similar personality rights; however, to the extent possible, the Licensor waives and/or agrees not to assert any such rights held by the Licensor to the limited extent necessary to allow You to exercise the Licensed Rights, but not otherwise.
 - 2. Patent and trademark rights are not licensed under this Public License.
 - 3. To the extent possible, the Licensor waives any right to collect royalties from You for the exercise of the Licensed Rights, whether directly or through a collecting society under any voluntary or waivable statutory or compulsory licensing scheme. In all other cases the Licensor expressly reserves any right to collect such royalties.

Section 3. License Conditions

2334 Your exercise of the Licensed Rights is expressly made subject to the following conditions.

2335 a. Attribution.

2336

2337

2338

2340

2341

2342

2343

2344

2345

2346

2347

2349

2350 2351

2352

2353

2358

2360

2361 2362

2366

2367

2368

2369

2370

2371

2372

2373

2377

2381 2382

- 1. If You Share the Licensed Material (including in modified form), You must:
 - a. retain the following if it is supplied by the Licensor with the Licensed Material:
 - i. identification of the creator(s) of the Licensed Material and any others designated to receive attribution, in any reasonable manner requested by the Licensor (including by pseudonym if designated);
 - ii. a copyright notice;
 - iii. a notice that refers to this Public License;
 - iv. a notice that refers to the disclaimer of warranties;
 - v. a URI or hyperlink to the Licensed Material to the extent reasonably practicable;
 - b. indicate if You modified the Licensed Material and retain an indication of any previous modifications; and
 - c. indicate the Licensed Material is licensed under this Public License, and include the text of, or the URI or hyperlink to, this Public License.
- 2. You may satisfy the conditions in Section 3(a)(1) in any reasonable manner based on the medium, means, and context in which You Share the Licensed Material. For example, it may be reasonable to satisfy the conditions by providing a URI or hyperlink to a resource that includes the required information.
- 3. If requested by the Licensor, You must remove any of the information required by Section 3(a)(1)(A) to the extent reasonably practicable.
- 4. If You Share Adapted Material You produce, the Adapter's License You apply must not prevent recipients of the Adapted Material from complying with this Public License.

Section 4. Sui Generis Database Rights

- Where the Licensed Rights include Sui Generis Database Rights that apply to Your use of the Licensed Material:
- a. for the avoidance of doubt, Section 2(a)(1) grants You the right to extract, reuse, reproduce, and Share all or a substantial portion of the contents of the database;
 - b. if You include all or a substantial portion of the database contents in a database in which You have Sui Generis Database Rights, then the database in which You have Sui Generis Database Rights (but not its individual contents) is Adapted Material; and
 - c. You must comply with the conditions in Section 3(a) if You Share all or a substantial portion of the contents of the database.
- For the avoidance of doubt, this Section 4 supplements and does not replace Your obligations under this Public License where the Licensed Rights include other Copyright and Similar Rights.

Section 5. Disclaimer of Warranties and Limitation of Liability

- a. UNLESS OTHERWISE SEPARATELY UNDERTAKEN BY THE LICENSOR, TO THE EXTENT POSSIBLE, THE LICENSOR OFFERS THE LICENSED MATERIAL AS-IS AND AS-AVAILABLE, AND MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND CONCERNING THE LICENSED MATERIAL, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHER. THIS INCLUDES, WITHOUT LIMITATION, WARRANTIES OF TITLE, MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, NON-INFRINGEMENT, ABSENCE OF LATENT OR OTHER DEFECTS, ACCURACY, OR THE PRESENCE OR ABSENCE OF ERRORS, WHETHER OR NOT KNOWN OR DISCOVERABLE. WHERE DISCLAIMERS OF WARRANTIES ARE NOT ALLOWED IN FULL OR IN PART, THIS DISCLAIMER MAY NOT APPLY TO YOU.
- b. TO THE EXTENT POSSIBLE, IN NO EVENT WILL THE LICENSOR BE LIABLE TO YOU ON ANY LEGAL THE-ORY (INCLUDING, WITHOUT LIMITATION, NEGLIGENCE) OR OTHERWISE FOR ANY DIRECT, SPECIAL, INDIRECT, INCIDENTAL, CONSEQUENTIAL, PUNITIVE, EXEMPLARY, OR OTHER LOSSES, COSTS, EXPENSES, OR DAMAGES ARISING OUT OF THIS PUBLIC LICENSE OR USE OF THE LICENSED MATERIAL, EVEN IF THE LICENSOR HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH LOSSES, COSTS, EXPENSES, OR DAMAGES. WHERE A LIMITATION OF LIABILITY IS NOT ALLOWED IN FULL OR IN PART, THIS LIMITATION MAY NOT APPLY TO YOU.
- c. The disclaimer of warranties and limitation of liability provided above shall be interpreted in a manner that, to the extent possible, most closely approximates an absolute disclaimer and waiver of all liability.

Section 6. Term and Termination

2384 2385

2386

2387 2388

2389

2392

2396 2397

2398

2399

2400

2401

2402

2403

2404

2405

2406 2407

2408

2410

2411

2412

2413

2414

2415

2416

2417

2418 2419

- a. This Public License applies for the term of the Copyright and Similar Rights licensed here. However, if You fail to comply with this Public License, then Your rights under this Public License terminate automatically.
- b. Where Your right to use the Licensed Material has terminated under Section 6(a), it reinstates:
 - 1. automatically as of the date the violation is cured, provided it is cured within 30 days of Your discovery of the violation; or
 - 2. upon express reinstatement by the Licensor.

For the avoidance of doubt, this Section 6(b) does not affect any right the Licensor may have to seek remedies for Your violations of this Public License.

- c. For the avoidance of doubt, the Licensor may also offer the Licensed Material under separate terms or conditions or stop distributing the Licensed Material at any time; however, doing so will not terminate this Public License.
- d. Sections 1, 5, 6, 7, and 8 survive termination of this Public License.

Section 7. Other Terms and Conditions

- a. The Licensor shall not be bound by any additional or different terms or conditions communicated by You unless expressly agreed.
- b. Any arrangements, understandings, or agreements regarding the Licensed Material not stated herein are separate from and independent of the terms and conditions of this Public License.

Section 8. Interpretation

- a. For the avoidance of doubt, this Public License does not, and shall not be interpreted to, reduce, limit, restrict, or impose conditions on any use of the Licensed Material that could lawfully be made without permission under this Public License.
- b. To the extent possible, if any provision of this Public License is deemed unenforceable, it shall be automatically reformed to the minimum extent necessary to make it enforceable. If the provision cannot be reformed, it shall be severed from this Public License without affecting the enforceability of the remaining terms and conditions.
- c. No term or condition of this Public License will be waived and no failure to comply consented to unless expressly agreed to by the Licensor.
- d. Nothing in this Public License constitutes or may be interpreted as a limitation upon, or waiver of, any privileges and immunities that apply to the Licensor or You, including from the legal processes of any jurisdiction or authority.

Creative Commons is not a party to its public licenses. Notwithstanding, Creative Commons may elect to apply one of its public licenses to material it publishes and in those instances will be considered the Licensor. The text of the Creative Commons public licenses is dedicated to the public domain under the CCO Public Domain Dedication. Except for the limited purpose of indicating that material is shared under a Creative Commons public license or as otherwise permitted by the Creative Commons policies published at http://creativecommons.org/policies, Creative Commons does not authorize the use of the trademark "Creative Commons" or any other trademark or logo of Creative Commons without its prior written consent including, without limitation, in connection with any unauthorized modifications to any of its public licenses or any other arrangements, understandings, or agreements concerning use of licensed material. For the avoidance of doubt, this paragraph does not form part of the public licenses.

Creative Commons may be contacted at http://creativecommons.org.

Bibliography

- [1] RISC-V Foundation, The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2, 5 2017. Editors Andrew Waterman and Krste Asanović. viii, 14, 36, 37, 38, 39, 47, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58
- [2] D. Patterson and A. Waterman, *The RISC-V Reader: An Open Architecture Atlas*. Strawberry Canyon, 11 2017. ISBN: 978-0999249116. viii
- [3] D. Patterson and J. Hennessy, Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Morgan Kaufmann, 4 2017. ISBN: 978-0128122754. viii, 16
- ²⁴²⁹ [4] W. F. Decker, "A modern approach to teaching computer organization and assembly language programming," SIGCSE Bull., vol. 17, pp. 38–44, 12 1985. viii
- ²⁴³¹ [5] Texas Instruments, SN54190, SN54191, SN54LS190, SN54LS191, SN74190, SN74191, SN74LS190, SN74LS191 Synchronous Up/Down Counters With Down/Up Mode Control, 3 1988. viii
- [6] Texas Instruments, SN54154, SN74154 4-line to 16-line Decoders/Demultiplexers, 12 1972. viii
- [7] Intel, MCS-85 User's Manual, 9 1978. viii
- [8] Radio Shack, TRS-80 Editor/Assembler Operation and Reference Manual, 1978. viii
- [9] Motorola, MC68000 16-bit Microprocessor User's Manual, 2nd ed., 1 1980. MC68000UM(AD2).
 viii
- ²⁴³⁸ [10] R. A. Overbeek and W. E. Singletary, *Assembler Language With ASSIST*. Science Research Associates, Inc., 2nd ed., 1983. viii
- ²⁴⁴⁰ [11] IBM, IBM System/370 Principals of Operation, 7th ed., 3 1980. viii
- ²⁴⁴¹ [12] IBM, OS/VS-DOS/VSE-VM/370 Assembler Language, 6th ed., 3 1979. viii
- 2442 [13] D. Cohen, "IEN 137, On Holy Wars and a Plea for Peace," Apr. 1980. This note discusses the
 2443 Big-Endian/Little-Endian byte/bit-order controversy, but did not settle it. A decade later, David
 2444 V. James in "Multiplexed Buses: The Endian Wars Continue", *IEEE Micro*, **10**(3), 9–21 (1990)
 2445 continued the discussion. 15
- 2446 [14] R. M. Stallman and the GCC Developer Community, *Using the GNU Compiler Collection (For GCC version 7.3.0)*. Free Software Foundation, 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA: GNU Press, 2017. 21
- ²⁴⁴⁹ [15] RISC-V Foundation, The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 1.10, 5 2017. Editors Andrew Waterman and Krste Asanović.
- ²⁴⁵¹ [16] P. Dabbelt, S. O'Rear, K. Cheng, A. Waterman, M. Clark, A. Bradbury, D. Horner, M. Nordlund, and K. Merker, *RISC-V ELF psABI specification*, 2017.
 - [17] National Semiconductor Copropration, Series 32000 Databook, 1986.

Index

| 2454 | \mathbf{A} | 2497 | MULHU, 59 |
|------|--------------|------|------------------------|
| 2455 | ALU, 3 | 2498 | OR, 54 |
| 2456 | ASCII, 69 | 2499 | ORI, 47 |
| | | 2500 | REM, 59 |
| 2457 | C | 2501 | REMU, 60 |
| 2458 | CPU, 2 | 2502 | SB, 44 |
| | TT | 2503 | SH, 45 |
| 2459 | H | 2504 | SLL, 51 |
| 2460 | hart, 3 | 2505 | SLLI, 48 |
| 0461 | I | 2506 | SLT, 51 |
| 2461 | Instruction | 2507 | SLTI, 46 |
| 2462 | ADD, 50 | 2508 | SLTIU, 46 |
| 2463 | ADDI, 45 | 2509 | SLTU, 52 |
| 2464 | AND, 54 | 2510 | SRA, 53 |
| 2465 | ANDI, 48 | 2511 | SRAI, 49 |
| 2466 | AUIPC, 37 | 2512 | SRL, 53 |
| 2467 | BEQ, 40 | 2513 | SRLI, 49 |
| 2468 | | 2514 | SUB, 50 |
| 2469 | BGE, 41 | 2515 | SW, 45 |
| 2470 | BGEU, 42 | 2516 | XOR, 52 |
| 2471 | BLT, 41 | 2517 | XORI, 47 |
| 2472 | BLTU, 42 | 2518 | instruction cycle, 4 |
| 2473 | BNE, 41 | 2519 | instruction decode, 5 |
| 2474 | CSRRC, 57 | 2520 | instruction execute, 5 |
| 2475 | CSRRCI, 58 | 2521 | instruction fetch, 5 |
| 2476 | CSRRS, 56 | 2522 | ISA, 4 |
| 2477 | CSRRSI, 57 | | |
| 2478 | CSRRW, 56 | 2523 | R |
| 2479 | CSRRWI, 57 | 2524 | register, 1, 3 |
| 2480 | DIV, 59 | 2525 | RV32, 28 |
| 2481 | DIVU, 59 | 2526 | RV32A, 4, 60 |
| 2482 | EBREAK, 56 | 2527 | RV32C, 4 |
| 2483 | ECALL, 56 | 2528 | RV32D, 4, 60 |
| 2484 | FENCE, 55 | 2529 | RV32F, 4, 60 |
| 2485 | FENCE.I, 55 | 2530 | RV32G, 4 |
| 2486 | JAL, 38 | 2531 | RV32I, 4, 37 |
| 2487 | JALR, 39 | 2532 | RV32M, 4, 58 |
| 2488 | LB, 43 | 2533 | RV32Q, 4 |
| 2489 | LBU, 44 | 2534 | rvddt, 18 |
| 2490 | LH, 43 | | |
| 2491 | LHU, 44 | | |
| 2492 | LUI, 37 | | |
| 2493 | LW, 43 | | |
| 2494 | MUL, 58 | | |
| 2495 | MULH, 58 | | |
| 2496 | MULHS, 59 | | |

Glossary

```
address A numeric value used to uniquely identify each byte of main memory. 2, 78
2537
     alignment Refers to a range of numeric values that begin at a multiple of some number. Primarily
2538
          used when referring to a memory address. For example an alignment of two refers to one or more
2539
          addresses starting at even address and continuing onto subsequent adjacent, increasing memory
2540
          addresses. 16, 78
     big endian A number format where the most significant values are printed to the left of the lesser
2542
          significant values. This is the method that everyone used to write decimal numbers every day. 19,
2543
          20, 78
2544
     binary Something that has two parts or states. In computing these two states are represented by the
2545
          numbers one and zero or by the conditions true and false and can be stored in one bit. 1, 3, 78
     bit One binary digit. 3, 6, 9, 78
     byte A binary value represented by 8 bits. 2, 6, 78
     CPU Central Processing Unit. 1, 2, 78
2549
     doubleword A binary value represented by 64 bits. 78
     exception An error encountered by the CPU while executing an instruction that can not be completed.
2551
          16, 78
2552
     fullword A binary value represented by 32 bits. 6, 78
2553
     halfword A binary value represented by 16 bits. 6, 78
2554
     hart Hardware Thread. 3, 78
2555
     hexadecimal A base-16 numbering system whose digits are 0123456789abcdef. The hex digits (hits)
2556
          are not case-sensitive. 19, 20, 78
2557
    high order bits Some number of MSBs. 78
2558
    hit One hex digit. 9, 10, 78
2559
    ISA Instruction Set Architecture. 3, 78
    LaTeX Is a mark up language specially suited for scientific documents. 78
```

```
little endian A number format where the least significant values are printed to the left of the more
2562
          significant values. This is the opposite ordering that everyone learns in grade school when learning
2563
          how to count. For example a big endian number written as "1234" would be written in little endian
          form as "4321". 78
2565
    low order bits Some number of LSBs. 78
2566
    LSB Least Significant Bit. 11, 29, 32, 34, 78
2567
     machine language The instructions that are executed by a CPU that are expressed in the form of
2568
          binary values. 1, 78
    mnemonic A method used to remember something. In the case of assembly language, each machine
2570
          instruction is given a name so the programmer need not memorize the binary values of each machine
          instruction. 1, 78
2572
    MSB Most Significant Bit. 11, 12, 28, 29, 34, 78
2573
     overflow The situation where the result of an addition or subtraction operation is approaching positive
2574
          or negative infinity and exceeds the number of bits allotted to contain the result. This is typically
2575
          caused by high-order truncation. 12, 64, 78
2576
    program A ordered list of one or more instructions. 1, 78
2577
     quadword A binary value represented by 128 bits. 78
2578
    register A unit of storage inside a CPU with the capacity of XLEN bits. 1, 78
2579
    RV32 Short for RISC-V 32. The number 32 refers to the XLEN. 37, 78
    RV64 Short for RISC-V 64. The number 64 refers to the XLEN. 78
2581
     rvddt A RV32I simulator and debugging tool inspired by the simplicity of the Dynamic Debugging Tool
2582
          (ddt) that was part of the CP/M operating system. 18, 78
2583
     thread An stream of instructions. When plural, it is used to refer to the ability of a CPU to execute
2584
          multiple instruction streams at the same time. 3, 78
     underflow The situation where the result of an addition or subtraction operation is approaching zero
2586
          and exceeds the number of bits allotted to contain the result. This is typically caused by low-order
2587
          truncation. 64, 78
2588
     XLEN The number of bits a RISC-V x integer register (such as x0). For RV32 XLEN=32, RV64
2589
```

XLEN=64 etc. 33, 34, 78