Clock cycles: cp, memory, gp, bus cycles Second or Seconds cycle

200 MHz - Frequery bus = 200 000 000 cycles Second

= 5 Anno Seconds

Practice: frequery > clock cycu

Pg 63-65: Instruction Execution 1. All instr sb executed directly by hardware fasts but complex, explasive.

4. Only LOAD/STURE should reference mm. Registers instead. S. Provide lats of registers. \$ 2. Issue instructions as fast as possible Instr sb easy to decode. Soal: feed CPU. backwards compatability Cannot avoid the store

rirtual machine; slower and cheaper to con for the HW. the instructions of another program. The output is another pregram, simpler than a real machine) that FDE software program (aka a

change security
guarantee mentor
team: help learning
safe paid time off
has reverything

Lr Niso O

7 =

Stable

dec 5

reportation

5000

Zrror - concerns codes

() Raw data: "data word" or memory word" 2 Error correction 1 Cros detection

(B) Encould data: "Co de word"

Store + retrieve eg Hamning code

example colle A: etample code B: Retrieve: retrive: 10111001 } valid but possibly wrong 000000000 1 1 1 1 1 1 0 } error detection can be trivial probably was supposed to be 111111111 000000000 } these are the only 2 has a vocabilary of Just two valid 8-bit words: } words are not valid

* TRADEOFF: clarity is efficiency Code A is better: We want large gaps
between valid codewords

A identify errors murder "bald nale"
"6'2" × > > * * East Indian 1002 Iage gaps [age Japs = right

~

code C good! 0101 · valid codewords: pad: 1110 2 71 1 1 1 6 Haming distand code C is 2 bits

Hamming to Distance: the minimum number of bits between any two code words.

We want a high Hamming distance.

Hamning distance of code A: 8 bits B: 16;t: Useless

(Jul 2) freq to clock cycle, & date, Pipelines, latary, Bu, della today's lesson, interpreter, bothlenecus,