


272

Lesson 10

-1-


0 or 1

n/a



since we are not using
the adder, C_{in}/C_{out} does
not get used

0 and 0 0



Decoder: ~~logic device~~ Logic device with n inputs, and 2^n outputs

Game show analogy

ctrl lines = judges (n)
contestants (2^n)

out put : winner (1)

Latches:

1-bit register

nor gates

bonus mark:
log base 10
2 decimal points

a	b	a nor b
0	0	1
0	1	0
1	0	0
1	1	0




Goal: to remember/store 1 bit : Q



Build a S-R latch: Set Q to 1
Reset Q to 0

} -SR is broken
-know why

S	R	Q
0	0	Q ← memory
0	1	0
1	0	1
		wtf??





Row 0 of TT:
two cases:
(a) Q started at 0
(b) Q started at 1



first
row
of
the
TT


∴ An SR latch can function as a memory.



An SR can reset and set

Last Row: Row 3: $S = R = 1$

-6-




Inconsistent in
its output
nonsense for its
input

We need to change the SR latch to make it better:

- 7 -

- ✓ - memory is OK. it can store bits @ Q ($S=0, R=0$)
- ✓ - resetting works: ($S=0, R=1$, Q ends up at 0)
- ✓ - setting " ($S=1, R=0$, " " " " 1)
- X - simultaneously setting and resetting need to be prevented.



- nonsense input
- inconsistent output

quiz:

- presentation material
- SR latch
- \log_{10} of decimal #s to 2 decimal places: bonus

-8-
-8-