

Taller Proyectos 1. Datalogger

USB-Serial, Microcontroller
PCB0-Power-USB

G4: Andrés, Iván, Lucía, Víctor R, Alonso


REV: 1

UVa


17/10/2025

16:39:36


2/10



2214S-40SG-85
CONN-DIL40-ROUND



2214S-40GS-85
CONN-DIL40-ROUND



Taller Proyectos 1. Datalogger

FPGA
PCB1-FPGA

G4: Andrés, Iván, Lucía, Victor R, Alonso


REV: 1

Uva

17/10/2025

16:39:36

4/10



Taller Proyectos 1. Datalogger

FPGA-SPI
PCB1-FPGA

G4: Andrés, Iván, Lucía, Víctor R, Alonso




REV: 1

Uva

17/10/2025

16:39:36

5/10




VGA (Video Graphics Array)
Analog output.
Tres componentes de color analógica:
RED, GREEN, BLUE; con 16 niveles cada uno.
Usamos un convertidor DAC de tipo red R-2R.



HSYNC sincronismo horizontal.
VSYNC sincronismo vertical.

Los niveles son de 0.7Vpp

La impedancia de la red de resistencias
se ha calculado para que sea de 750h.
El acoplo de impedancias será correcto.







Uso de pines de la FPGA:

P28 5V_CE Enciende fuente 5v

P22 EN_5V_M4
P24 EN_14V_M4

P25 Contgrola M2_ON_OFF

P26 ADC_CS Activo en baja

P28 SCL Tiene pull-up 10k
P29 SDA Tiene pull-up 10k

P31 0ME680_CS Activo en baja

P37 ICE_SCK
P38 ICE_MOSI

P49 GPS_TX
P52 GPS_RX

Taller Proyectos 1. Datalogger

PCB2-Sensors

G4: Andrés, Iván, Lucía, Víctor R, Alonso


REV: 1

UVa


17/10/2025

16:39:36









8/10



M20-6102045
CONN-DIL40-ROUND



M20-6102045
CONN-DIL40-ROUND



Taller Proyectos 1. Datalogger

PCB-LoRa-Antenna-25-26
PCB3-Wireless

G4: Andrés, Iván, Lucía, Víctor R, Alonso

REV: 1


UVa

17/10/2025

16:39:36

9/10

A	B	C	D	E	F	G	H	J	K	
0										
1										
2										
3										
4										
5										
6										
7										
8										
9										
	A	B	C	D	E	F	G	H	J	K

Taller Proyectos 1. Datalogger		
PCB1-FPGA		
G4: Andrés, Iván, Lucía, Víctor R, Alonso	REV: 1	

17/10/2025
16:39:36
1010

Taller Proyectos 1. Datalogger		<div>UVa</div>
PCB1-FPGA		
G4: Andrés, Iván, Lucía, Víctor R, Alonso	REV: 1	
		17/10/2025 16:39:36 1010