Advanced Computer Architectures

Dynamic Scheduling: Scoreboard

Politecnico di Milano v1



Dynamic Scheduling

- Scheduling separates dependent instructions
 - Static performed by the compiler
 - Dynamic performed by the hardware
- Advantages of dynamic scheduling
 - Handles dependences unknown at compile time
 - Simplifies the compiler
 - Optimization is done at run time
 - It allows compiled code to run efficiently on a different pipeline
- Disadvantages
 - Cannot eliminate true data dependences
 - significant increase in hardware complexity and power consumption

Getting higher performance: Hardware-based techniques

Technique	Reduces
Dynamic scheduling	Data hazard stalls
Dynamic branch pred.	Control stalls
Multiple issue	CPI _{ideal}
Speculation	Data and control stalls

Example

DIVD F0, F2, F4
ADDD F10, F0, F8
SUBD F12, F8, F14

Example

```
DIVD F0, F2, F4

ADDD F10, F0, F8

SUBD F12, F8, F14
```

ADDD stalls for FO (waiting that DIVD commits)

Example

```
DIVD F0, F2, F4

ADDD F10, F0, F8

SUBD F12, F8, F14
```

ADDD stalls for F0 (waiting that DIVD commits)

SUBD would stall even if not data dependent on anything in the pipeline without dynamic scheduling.

Cannot execute the second until the first is at least at the end of the execute stage. In this case even the third must wait, since they are executed "in order" without dynamic scheduing

When is it Safe to Issue an Instruction?

- Suppose a data structure keeps track of all the instructions in all the functional units
- The following checks need to be made before the Issue stage can dispatch an instruction
- Is the required function unit available?
- Is the input data available? → RAW?
- Is it safe to write the destination? → WAR? WAW?
- Is there a structural conflict at the WB stage?

A Data Structure for Correct Issues Keeps track of the status of Functional Units

_Name	Busy	Ор	Dest	Src1	Src2
Int					
Mem					
Add1					
Add2					
Add3					
Mult1					
Mult2					
Div					

The instruction i at the Issue stage consults this table

FU available? check the busy column

RAW? search the dest column for i's sources

WAR? search the source columns for i's destination

WAW? search the dest column for i's destination

An entry is added to the table if no hazard is detected; An entry is removed from the table after Write-Back

Key Idea: dynamic scheduling

- Problem:
 - data dependences that cannot be hidden with bypassing or forwarding cause hardware stalls of the pipeline
- Solution: allow instructions behind a stall to proceed
 - HW rearranges the instruction execution to reduce stalls
- Enables out-of-order execution and completion (commit)
 - Out-of order execution introduces possibility of WAR, WAW data hazards.
- First implemented in CDC6600 (1963)

CDC6600 Scoreboard


- Instructions dispatched in-order to functional units provided no structural hazard or WAW
 - Stall on structural hazard, no functional units available
 - Only one pending write to any register

CDC6600 Scoreboard

- Instructions dispatched in-order to functional units provided no structural hazard or WAW
 - Stall on structural hazard, no functional units available
 - Only one pending write to any register
- Instructions wait for input operands (RAW hazards) before execution
 - Can execute out-of-order

CDC6600 Scoreboard

- Instructions dispatched in-order to functional units provided no structural hazard or WAW
 - Stall on structural hazard, no functional units available
 - Only one pending write to any register rule: "only one instruction can be responsible for writing to a given register at any time." This is tracked in the Register Result Status table. Allowing marks the sequence of all pending writers to each register value.
- Instructions wait for input operands (RAW hazards)
 before execution
 - Can execute out-of-order
- Instructions wait for output register to be read by preceding instructions (WAR)
 - Result held in functional unit until register free



Scoreboard Operation

- Scoreboard centralizes hazard management
 - Every instruction goes through the scoreboard
 - Scoreboard determines when the instruction can read its operands and begin execution
 - Monitors changes in hardware and decides when a stalled instruction can execute
 - Controls when instructions can write results
- New pipeline

11	D	EX	WB		
Issue	Read Regs	Execution	Write		

Scoreboard Scheme

- ID stage divided in two parts:
 - Issue (decode and check structural hazard)
 - Read Operands (wait until no data hazards)
- In-order issue BUT out-of-order read-operands
- Scoreboard allows instructions without dependencies to execute

Issue

Decode instructions & check for structural hazards.

- ✓ Instructions issued in program order (for hazard checking)
- ✓ If a functional unit for the instruction is free and no other active instruction has the same destination register (WAW), the scoreboard issues the instruction to the functional unit and updates its internal data structure.
- ✓ If a structural or a WAW hazard exists, then the instruction issue stalls, and no further instructions will issue until these hazards are cleared.

2. Read Operands

Wait until no data hazards, then read operands

A source operand is available if:

- no earlier issued active instruction will write it or
- A functional unit is writing its value in a register

When the source operands are available, the scoreboard tells the functional unit to proceed to read the operands from the registers and begin execution.

RAW hazards are resolved dynamically in this step, and instructions may be sent into execution out of order.

No forwarding of data in this model

3. Execution

Operate on operands
The functional unit begins execution upon receiving operands. When the result is ready, it notifies the scoreboard that it has completed execution.

FUs are characterized by:

- latency (the effective time used to complete one operation)
- Initiation interval (the number of cycles that must elapse between issuing two operations to the same functional unit).

4. Write result Finish execution

Once the scoreboard is aware that the functional unit has completed execution, the scoreboard checks for WAR hazards. If none, it writes results. If WAR, then it stalls the instruction.

Assume we can overlap issue and write

```
DIVD F0, F2, F4
```

ADDD F6, F0, F8

SUBD F8, F8, F14

MULD F6, F10, F8

```
DIVD FO, F2, F4
```

read after write dependence

```
DIVD F0, F2, F4

ADDD F6, F0, F8 war

SUBD F8, F8, F14

MULD F6, F10, F8
```

The scoreboard would stall:

SUBD in the WB stage, waiting that ADDD reads F0 and F8 and

The scoreboard would stall:

- SUBD in the WB stage, waiting that ADDD reads F0 and F8 and
- MULD in the issue stage until ADDD writes F6.

The scoreboard would stall:

- SUBD in the WB stage, waiting that ADDD reads F0 and F8 and
- MULD in the issue stage until ADDD writes F6.

Can be solved through register renaming

Scoreboard Implications

- Solution for WAW:
 - Detect hazard and stall issue of new instruction until the other instruction completes
- No register renaming
- Need to have multiple instructions in execution phase → Multiple execution units or pipelined execution units
- Scoreboard keeps track of dependences and state of operations

Scoreboard structure: three parts

1. Instruction status

2. Functional Unit status

Indicates the state of the functional unit (FU):

Busy – Indicates whether the unit is busy or not of execution of instruction

Op - The operation to perform in the unit (+,-, etc.)

Fi - Destination register

Fj, Fk – Source register numbers

Qj, Qk – Functional units producing source registers

Rj, Rk - Flags indicating when Fj, Fk are ready --> when both true, the instruction can be executed

3. Register result status

Indicates which functional unit will write each register. Blank if no pending instructions will write that register.

Detailed Scoreboard Pipeline Control

Instruction status	Wait until	Bookkeeping
Issue	Not busy (FU) and not result(D)	Busy(FU) \leftarrow yes; Op(FU) \leftarrow op; Fi(FU) \leftarrow `D'; Fj(FU) \leftarrow `S1'; Fk(FU) \leftarrow `S2'; Qj \leftarrow Result('S1'); Qk \leftarrow Result(`S2'); Rj \leftarrow not Qj; Rk \leftarrow not Qk; Result('D') \leftarrow FU;
Read operands	Rj and Rk	Rj← No; Rk← No
Execution complete	Functional unit done	
Write result	∀f((Fj(f)≠Fi(FU) or Rj(f)=No) & (Fk(f) ≠Fi(FU) or Rk(f)=No))	\forall f(if Qj(f)=FU then Rj(f) \leftarrow Yes); \forall f(if Qk(f)=FU then Rk(f) \leftarrow Yes); Result(Fi(FU)) \leftarrow 0; Busy(FU) \leftarrow No

Scoreboard Example

dest

```
Instruction status:
                               Read Exec Write
                        Issue Oper Comp Result
   Instruction
   LD
            F6
                34 + R2
   LD
            F2
                45 + R3
   MULTD
                F2
                   F4
            F0
   SUBD
            F8
                    F2
   DIVD
            F10
                F0
                    F6
   ADDD
            F6
                F8
                    F2
```

Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Integer Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

*S*2


FU

FU

Fj?

Fk?


Register result status:



Execution Process

- Issue
 - Functional unit is free (structural)
 - Active instructions do not have same Rd (WAW)
- Read Operands
 - Checks availability of source operands
 - Resolves RAW hazards dynamically (out-of-order execution)
- Execution
 - Functional unit begins execution when operands arrive
 - Notifies the scoreboard when it has completed execution
- Write result
 - Scoreboard checks WAR hazards
 - Stalls the completing instruction if necessary

Scoreboard Example: Bootstrap



Instruction	ı sta	tus:		Read	Exec	Write	
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1			
LD	F2	45+	R3				
MULTD	F0	F2	F4				
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Integer: 1cc Multi: 10cc Add: 2cc

Divide: 40cc

FU

Fi?

Fk?

FU

Functional unit status:

								J	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6		R2				Yes
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

S1 S2

Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
1	FU $ig[$				Integer					

dest

```
Instruction status:
                               Read Exec Write
                               Oper Comp Result
   Instruction
                         Issue
   LD
            F6
                34 + R2
   ID
            F2
                45+ R3
   MULTD
           F0
                F2
                     F4
            F8
   SUBD
                F6
                    F2
   DIVD
            F10
                FO
                    F6
   ADDD
            F6
                F8
                    F2
```

Functional unit status	•		dest	<i>S1</i>	<i>S</i> 2	FU	FU	Fi?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6		R2				Yes
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

Register result status:

```
Instruction status:
                              Read Exec Write
   Instruction
                     k
                        Issue Oper Comp Result
   LD
           F6
                34 + R2
                45+ R3
   LD
           F2
                    F4
   MULTD
           F0
                F2
   SUBD
           F8
                F6
                    F2
   DIVD
           F10
                F0
                    F6
                F8
                    F2
   ADDD
           F6
```

Functional unit status: *S*2 dest SI FUFUFj? Fk? FiFjFk Q_{j} Qk R_j RkTime Name Busy OpInteger Yes Load F6 R2 Yes Mult1 No Mult2 No Add No

I see Rk says that Fk is ready. When to set it to No?

Register result status:


Divide

No

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 **2** FU Integer

Instruction status:

Instruction kID34 + R2F6 45 + R3IDF2 MULTD F0 F2 F4 SUBD F8 F6 F2 DIVD F10 $\mathbf{F}\mathbf{0}$ F6 **ADDD** F8 F2 F6



dest

In read Operands I need to make everybody know that I have my operand and I will need it, so Rk is put to yes

Functional unit status:

Fi? FiFiFk Q_{j} Ok R_j RkTime Name Busy OpYes Load **F6** R2 Yes Integer Mult1 No Mult2 No Add No Divide No

SI

Register result status:

Clock

F8 F0*F2* F4 *F*6 F10 F12 F30 Integer

*S*2

FU

FU

Issue 2nd LD?

Integer Pipeline Full - Cannot exec 2nd Load - Issue stalls

FU

I cannot issue the second load since don't have more than one integer FU, which is busy. So I only go on

Fk?

```
Instruction status:
                              Read Exec Write
   Instruction
                        Issue Oper Comp Result
                34 + R2
                                 2
   LD
           F6
                                       3
                45+ R3
   LD
           F2
   MULTD
           F0
                F2
                    F4
   SUBD
           F8
                F6
                    F2
   DIVD
           F10
                F0
                    F6
   ADDD
           F6
                F8
                    F2
```

Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6		R2				No
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

S2

FU


FU

Fi?

Fk?

Register result status:

dest



When I get in the execution
I need everybody to know that I have read the operand and not longer need those inputs.
I'm freeing someone else who is willing to write that register

Functional unit status:

F6

F8

F2

ADDD

					~ —			- j ·	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F6		R2				No
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

S1

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 Integer

dest

Issue MULT? Issue stalls

Load execution completes in one clock cycle

```
Instruction status:
                              Read Exec Write
   Instruction
                        Issue Oper Comp Result
                34 + R2
                                 2
                                       3
                                             4
   LD
           F6
                45+ R3
   LD
           F2
   MULTD
           F0
                F2
                    F4
   SUBD
           F8
                F6
                    F2
   DIVD
           F10
                F0
                    F6
   ADDD
           F6
                F8
                    F2
```

Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Q_{i}	Qk	Rj	Rk
Integer	No			<u> </u>			_~_	<u> </u>	
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

*S*2

FU


FU

Fi?

Fk?

Register result status:

dest



Now the Integer FU is free, why are we not allowing the next LD to be issued?

Remember the scoreboard is centralized, decisions must pass through it. In CC 4 scoreboard is allowing the first load to write back, that means in the next clock cycle it will allow the next LD to be issued.

FU

FU

Fi?

Fk?

Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

dest

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F304 FU Integer

Issue stalls

Write F6

```
Instruction status:
                              Read Exec Write
                     k Issue Oper Comp Result
   Instruction
                                2
                34+ R2
                                      3
   LD
           F6
                                            4
                45+ R3
           F2
   LD
                          5
   MULTD
           FO
                F2 F4
   SUBD
           F8
                F6
                   F2
   DIVD
           F10
                F0
                    F6
   ADDD
           F6
                F8
                   F2
```

Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Integer	Yes	Load	F2		R3				Yes
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

SI

S2

FU

FU

Fi?

Fk?

Register result status:

dest

```
k Issue Oper Comp Result
   Instruction
                 34 + R2
                                        3
   LD
            F6
                                              4
                 45+ R3
            F2
   LD
                            5
   MULTD
            FO
                 F2
                    F4
   SUBD
            F8
                F6
                     F2
   DIVD
            F10
                F0
                     F6
   ADDD
            F6
                 F8
                     F2
Functional unit status:
                                      dest
                                              SI
                                                    S2
                                                          FU
                                                                FU
                                                                       Fi?
                                                                             Fk?
                         Busy
                                       Fi
                                              Fi
                                                    Fk
                                                                       Ri
            Time Name
                                 Op
                                                          Qj
                                                                Ok
                                                                             Rk
                           Yes
                                Load
                                        F2
                                                    R3
                 Integer
                                                                             Yes
                 Mult1
                           No
                 Mult2
                           No
                 Add
                           No
```

Read Exec Write

Register result status:

Divide

No

Instruction status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Integer

The 2nd load is issued

Fi?

Fk?

Scoreboard Example: Cycle 6

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Integer	Yes	Load	F2		R3	~~	_~		Yes
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	No								
Divide	No								

Register result status:

Clock		F0	<i>F2</i>	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
6	FU	Mult1	Integer							

dest

How to set Rj and Rk?

We check the respective register in the register result status, if the cell is occupied by an operation that means that there is a FU which will need to write that register, and so the respective Rj (Rk) will be set to No, otherwise if the cell is empty we set it to Yes

Fi?

Fk?

Scoreboard Example: Cycle 6

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R 3	5	6		
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2				
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Time Name	Busy	Op	Fi	Fi	Fk	<i>Oi</i>	Qk	Ri	Rk	
Integer		Load	F2	<u> </u>	R3	25	~	J	Yes	
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes	
Mult2	No									Ī
Add	No									
Divide	No									

*S*2

Register result status:

dest

MULT is issued but has to wait for F2 from LOAD (RAW)

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status:	dest	<i>S1</i>
-------------------------	------	-----------

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	No								

S2 FU FU

Fi?

Fk?

Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
7	FU	Mult1	Integer			Add				

Cannot proceed with Read Operands with any instruction because we don't have two "Yes" in the R columns (we are preventing RAW)

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	Instruction			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R 3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6				
ADDD	F6	F8	F2				

Functional unit status:	•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	NO								

Register result status:

Clock F8 F10 F12 F0F2F4F6 F30 Mult1 Integer Add

Now SUBD can be issued but has to wait for operands Read multiply operands?

<i>Instruction</i>	status:
	Diction.

Instruction LD F6 34 + R2LD F2 45 + R3**MULTD** F0 F4 **SUBD** F8 F2 F6 **DIVD** F10 F0 F6 F8 F2 ADDD F6

		Read	Exec	Write	
Č.	Issue	Oper	Comp	Result	
2	1	2	3	4	
3	5	6	7		
ļ	6				
2	7				
5	8				
2					

Dand Dana

On falling edge I inform scoreboard of things

(in this case that I have completed the operation)

T:2

Functional unit status:

Time Name
Integer
Mult1
Mult2
Add
Divide

•			aest	SI	32	FU	FU	FJ?	FK!	
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	Yes	Load	F2		R3				No	
	Yes	Mult	F0	F2	F4	Integer		No	Yes	
	No									
	Yes	Sub	F8	F6	F2		Integer	Yes	No	
	Yes	Div	F10	F0	F6	Mult1		No	Yes	

CO

TTI

TIL

Register result status:

Clock

8

FU

F0	F2	<i>F4</i>	<i>F6</i>
Mult1	Integer		

F8 F10

Divide

Add

F10 F12 ..

F30

T.1. 9

Instruction	n sta	tus:			Read	Exec	Write
Instructio	Instruction			Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R 3	5	6	7	
MULTD	F0	F2	F4	6			
SUBD	F8	F6	F2	7			
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2				

Functional unit status:			dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	Yes	Load	F2		R3				No
Mult1	Yes	Mult	F0	F2	F4	Integer		No	Yes
Mult2	No								
Add	Yes	Sub	F8	F6	F2		Integer	Yes	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

8 FU Mult1 Integer Add Divide

DIVD is issued but there is another RAW hazard (F0) from MULTD then DIVD has to wait for F0

1	nstru	ection	stat	US:
-		Citon	Sici	vvs.

Read Exec Write 2 3 4 1

On rising edge I will perform the writeback if scoreboard allowed me to do so

Instruction LD 34+ R2 F6 LD F2 45+ R3 **MULTD** F₀ F2 F4 **SUBD** F8 F6 F2 **DIVD** F₀ F10 F6 **ADDD** F6 F8 F2

Issue Oper Comp Result --> load is allowed to write back 8 5 6 7 8

Functional unit status

Time Name Integer Mult1 Mult2 Add Divide

5.	•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			Yes	Yes
	No								
	Yes	Sub	F8	F6	F2			Yes	Yes
	Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock

8

FU

F2F4 F0Mult1

F6

F8


Add

F10 *F12*

Divide

F30

Load completes, and operands for MULT an SUBD are ready




Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 FU Mult1 Add Divide

Execution starts at 9 (I have 10 clock cycle left for execution of the MUL, included the 9th) clock cycle 10 (still 8)

...

clock cycle 17 (still 1 clock cycle clock cycle 18 (still 0 clock cycle --> execution completed)



Road Exac Write

dest

Instruction	n sta	tus:		
Instructio	n	j	k	Iss
LD	F6	34+	R2	
LD	F2	45+	R3	
MULTD	F0	F2	F4	
SUBD	F8	F6	F2	
DIVD	F10	F0	F6	

F8

Time Name

F2

	Neuu	Exec	vvriie
Issue	Oper	Comp	Result
1	2	3	4
5	-	7	8
6	9		
7	9		
8			

Functional unit status:

F6

ADDD

Note Remaining	Integer 10 Mult1 Mult2
	2 Add
	Divide

•		acsi		52	1 0	1 0	1 J·	1 10.
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			Yes	Yes
No								
Yes	Sub	F8	F6	F2			Yes	Yes
Yes	Div	F10	F0	F6	Mult1		No	Yes

S2

FII

FU

Fi?

Fk?

SI

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30

9 FU Mult1 Add Divide

Read operands for MULTD & SUBD

MULTD and SUBD are sent in execution in parallel

Issue ADDD? No for structural hazard on ADD Functional Unit

Instruction status:

Instruction kLD F6 34+ R2 LD F2 45+ R3 **MULTD** F0 F2 F4 **SUBD** F8 F6 F2 **DIVD** F10 F0 F6 **ADDD** F6 F8 F2

	Read	Exec	Write
Iggue	Onar	Comp	Dagult

Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9		
8			

dost

C1

Functional unit status:

Time Name
Integer
9 Mult1
Mult2
1 Add
Divide

•		aesi	$\mathcal{S}I$	32	FU	FU	ΓJ ?	FK?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			No	No
No								
Yes	Sub	F8	F6	F2			No	No
Yes	Div	F10	FO	F6	Mult1		No	Yes

C2

LII

LII

Register result status:

Clock 10

FU

F0 F2

F4 F6

F6 F8

F10 F12

F12 ... F30

Fi2

E1-2

Mult1 Add Divide

T71-9

F30

Scoreboard Example: Cycle 11

7	,	•	
- 4	natuin	tion	status:
	<i>VI.</i> N <i>I I I I I I</i>	,,,,,,,,	
_			

Instructio	n	j	k
LD	F6	34+	R2
LD	F2	45+	R 3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

Read	Exec	Write	
	\sim	D 1	

Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	
8			

Functional unit status:

Time	Name
	Integer
8	Mult1
	Mult2
O	Add
	Divide

		aest	SI	32	FU	FU	FJ?	FK!
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			No	No
No								
Yes	Sub	F8	F6	F2			No	No
Yes	Div	F10	F0	F6	Mult1		No	Yes

Register result status:

Clock 11

SUBD ends

Fk?

Scoreboard Example: Cycle 12

In	struction	n sta	tus:			Read	Exec	Write
	Instructio	n	j	k	Issue	Oper	Comp	Result
	LD	F6	34+	R2	1	2	3	4
	LD	F2	45+	R3	5	6	7	8
	MULTD	F0	F2	F4	6	9		
	SUBD	F8	F6	F2	7	9	11	12
	DIVD	F10	F0	F6	8			
	ADDD	F6	F8	F2				

7	• .	
Functional	111111	ctatuc.
Tunchonai	unu	siains.

t thirt sterios.			CCSI	D 1	22	1 0	1 0	- J ·	1 10.	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
7 Mult1	Yes	Mult	F0	F2	F4			No	No	
Mult2	No									
Add	No									
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

FII

FII

Register result status:

Clock	FO 1	F2 F4	F6 F8	F10 F12	•••	F30
12	FU Mult1			Divide		

dest

Read operands for DIVD?

171-9

Yes

No

Scoreboard Example: Cycle 13

In	struction	ı sta	tus:			Read	Exec	Write
	Instruction	n	\dot{j}	\boldsymbol{k}	Issue	Oper	Comp	Result
	LD	F6	34+	R2	1	2	3	4
	LD	F2	45+	R3	5	6	7	8
	MULTD	F0	F2	F4	6	9		
	SUBD	F8	F6	F2	7	9	11	12
	DIVD	F10	F0	F6	8			
	ADDD	F6	F8	F2	13			

Yes

Functional unit status:			aest	SI	32	FU	FU	FJ?	FK!	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	_
Integer	No									
6 Mult1	Yes	Mult	F0	F2	F4			No	No	
Mult2	No									
Add	Yes	Add	F6	F8	F2			Yes	Yes	

F10

F₀

F6

Mult1

Register result status:

Divide

English at attack

Clock	FO	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
13	FU Mult1			Add		Divide			

SUBD writes results in CC12 and ADDD can be issued in CC13

Div

Instructio	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14		

Functional unit status:			dest	SI	52	FU	FU	Fj?	FK?
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
5 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
2 Add	Yes	Add	F6	F8	F2			Yes	Yes

F10

Mult1

No

Yes

Register result status:

Divide

Clock	F0	<i>F</i> 2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>
14	FU Mult1			Add		Divide			

ADDD reads operands

(out-of-order read operands: ADDD reads operands before DIVD)

Div

Yes

Fk2

Scoreboard Example: Cycle 15

Road Evec Write

dost

- 1	T			, •				
	ns	Tr	11 <i>C</i>	tio	11	STI	7 <i>1</i> 11	15
_	\cdot \boldsymbol{I} \boldsymbol{V}	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	$\nu \nu \mathbf{c}$	$\boldsymbol{\iota} \boldsymbol{\iota} \boldsymbol{\upsilon} \boldsymbol{\upsilon}$	<i></i>	$\nu \iota$	nuu	\sim \sim \sim

Instruction

LD

LD

	Neuu	Exec	vviile
Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	Q		

MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2

F6 F2 34 + R2

45+ R3

8	
13	14

Functional unit status:

i mill sialus.			uesi	$\mathcal{O}I$	52	I	$I^{*}U$	IJ.	I'A:	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
Integer	No									
4 Mult1	Yes	Mult	F0	F2	F4			No	No	
Mult2	No									
1 Add	Yes	Add	F6	F8	F2			No	No	
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes	

52

FII

FII

51

Mult2 1 Add Divide

Register result status:

Clock 15

Instructi	ion (ctat	7/5.
<i>Insumeu</i>		oiai	us.

Instruction

MULTD

SUBD

DIVD

ADDD

LD

LD

tus:			Read	Exec	Write
\dot{j}	\boldsymbol{k}	Issue	Oper	Comp	Result
34+	R2	1	2	3	4
45+	R3	5	6	7	8
F2	F4	6	9		
F6	F2	7	9	11	12
F0	F6	8			
F8	F2	13	14	16	

Functional unit status:

F6

F2.

F₀

F8

F10

F6

ime	Name
	Integer
3	Mult1
	Mult2
0	Add
	Divide

•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
No								
Yes	Mult	F0	F2	F4			No	No
No								
Yes	Add	F6	F8	F2			No	No
Yes	Div	F10	FO	F6	Mult1		No	Yes

Register result status:

Clock 16

FO*F2 F4 F*6 F8 F10 F12 *F30* Mult1 Add Divide FU

ADDD ends execution

(but cannot write back on F6 since I have a Yes in Rk on the Divide FU, that means the division has not read the operand yet, since it could not leave the Issue stage until the MULTD has written F0 (see its Ri is No)

Fi?

Fk?

FII

Scoreboard Example: Cycle 17

_]	ทา	112	uc	·+i	01	n	ct.	A 1	71	C ·
	IUS	u	uc	$\iota\iota$	OI	'l	311	ui	u_{k}) .

Read Exec W	Vrite
-------------	-------

dest

SI

Instruction		\dot{J}	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:

Time Name

Integer

Divide

2 Mult1 Mult2 Add

•			Crest	~ -	~ -			<i>- j</i> ·	-
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
	No								
	Yes	Mult	F0	F2	F4			No	No
	No								
	Yes	Add	F6	F8	F2			No	No
	Yes	Div	F10	F0	F6	Mult1		No	Yes

S2

FU

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 17 FU Mult1 Add Divide

Why not write result of ADD???

Instruction status:					Read	Exec	Write					
Instruction $j k$			Issue	Oper	Comp	Result						
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9							
SUBD	F8	F6	TZ	7	9	11	12	14	/ A D	R Hazard!		
DIVD	F10	F0	F6	8				WAR		Muz		
ADDD	F6	F8	F2	13	14	16						
Functiona	el uni	it sto	atus.	•		dest	SI	<i>S2</i>	FU	FU	Fj?	Fk?
	Time	Nan	ıe	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer			No									
	2	2 Mul	t1	Yes	Mult	F0	F2	F4			No	No
Mult2			No									
		Add		Yes	Add	F6	F8	F2			No	No

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 17 FU Mult1 Add Divide

F6

Mult1

No

Yes

F10

Why not write result of ADD???

Divide

Yes

DIVD must first read F6 but cannot read until MULTD writes F0

Div

- 7	T	4	, •	4 4
- 1	nc	TV1	เกรากท	status:
		uu	$\iota \cup \iota \iota \cup \iota \iota$	siaius.


Instructio	j	k	
LD	F6	34+	R2
LD	F2	45+	R3
MULTD	F0	F2	F4
SUBD	F8	F6	F2
DIVD	F10	F0	F6
ADDD	F6	F8	F2.


Read Ex	xec Write
---------	-----------

Issue	Oper	Comp	Result
1	2	3	4
5	6	7	8
6	9		
7	9	11	12
8			
13	14	16	

WAR Hazard!

Functional unit status:





Register result status:

Why not write result of ADD???

DIVD must first read F6 but cannot read until MULTD writes F0

Road Evec Write

dest

7			, •		4
	nci	tviii	?#1/\1	nct	atus:
	IUOI	<i>i i vi</i> c	ιιυι	ι ι	aius.

siruciioi	u sia	ius.			Reau	Exec	vviile
Instruction		j	\boldsymbol{k}	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9		
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8			
ADDD	F6	F8	F2	13	14	16	

Functional unit status:

t tuitte Stelles	•			~ -	~ -			- j ·	_ ,,,
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
1 Mult1	Yes	Mult	F0	F2	F4			No	No
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6	Mult1		No	Yes

SI

S2

FU

FU

Fi?

Fk?

Register result status:

Clock F0F2F4*F6* F8 F10 F12 *F30* **18** Mult1 Add Divide FU

	10 ct	10111	otic	111	cta.	tus:
1	rusu	Iuc	$\iota\iota\iota\iota$	m L	siai	ius.

Instruction

MULTD

SUBD

DIVD

ADDD

LD

LD

tus:			Read	Exec	Write
\dot{j}	k	Issue	Oper	Comp	Result
34+	R2	1	2	3	4
45+	R3	5	6	7	8
F2	F4	6	9	19	
F6	F2	7	9	11	12
F0	F6	8			
F8	F2	13	14	16	

Functional unit status:

F6

F2

F0

F8

F10

F6

Time	Name
	Integer
0	Mult1
	Mult2
	Add
	Divide

F0

•			dest	SI	<i>S</i> 2	FU	FU	Fj?	Fk?	
	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk	
	No									
	Yes	Mult	F0	F2	F4			No	No	
	No									
	Yes	Add	F6	F8	F2			No	No	
	Yes	Div	F10	F0	F6	Mult1		No	Yes	l

Register result status:

Clock **19**

F10 F12 FOF2F4*F6* F8*F30* Add Mult1 Divide FU

14

16

dest

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	$\mathbf{F0}$	F6	8			

Functional unit status:

ADDD

F6

F8 F2

					. –	_	_	J	
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	Yes	Add	F6	F8	F2			No	No
Divide	Yes	Div	F10	F0	F6			Yes	Yes

S1

*S*2

FU FU

Fi?

Fk?

Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
20	FU				Add		Divide			

Instruction	n sta	tus:			Read	Exec	Write					
Instruction	n	\dot{J}	\boldsymbol{k}	Issue	Oper	Comp	Result	-				
LD	F6	34+	R2	1	2	3	4		Integ	ger: 1cc	•	
LD	F2	45+	R3	5	6	7	8	Mult: 10cc				
MULTD	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12	Add: 2cc				
DIVD	F10	F0	F6	8	21				Divid	le: 40c	C	
ADDD	F6	F8	F2	13	14	16						
Functiona	l uni	it sta	atus.	•		der	<u>s1</u>	<i>S2</i>	FU	FU	Fj?	Fk?
	Time	Nam	<i>ie</i>	Busy	Op	ı	Fj	Fk	Qj	Qk	Rj	Rk
		Integ	ger	No								
		Mul	t1									
		Mu1		No								
		- Al		Yes	Add	F6	F8	F2			No	No
	40	Divi	de	Yes	Div	F10	F0	F6			Yes	Yes

Register result status:

WAR Hazard is now gone...

Instruction	n sta	tus:			Read	Exec	Write					
Instruction	n	\dot{j}	k	Issue	Oper	Comp	Result					
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21							
ADDD	F6	F8	F2	13	14	16	22					
Functiona	l uni	it sta	atus	:		dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	Nan	<i>ie</i>	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
		Mul	t1	No								
		Mul	t2	No								
		Add		No								
	39	9 Divi	de	Yes	Div	F10	F0	F6			No	No
Register re	esult	t sta	tus:							rea ins	ad the opera	neans I have ands and other e free to write
Clock				F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	F12	• • •	F30

Divide

Now DIVD has read its operands, ADDD can write the result in F6 Again: in the first half of clock information from scoreboard is exchanged, in the second half the writeback is performed

FU

Faster than light computation (skip a couple of cycles)



Inst	ruction	ı sta	tus:			Read	Exec	Write
I	nstruction	1	\dot{j}	k	Issue	Oper	Comp	Result
L	.D	F6	34+	R2	1	2	3	4
L	.D	F2	45+	R3	5	6	7	8
N	MULTD	F0	F2	F4	6	9	19	20
S	UBD	F8	F6	F2	7	9	11	12
Γ	OIVD	F10	F0	F6	8	21	61	
A	ADDD	F6	F8	F2	13	14	16	22

Functional	umit	ctatus
Functional	uriii	siaius.

t tillet Stelles.			Crest	~ -	~ -			- j ·	_ ,,,
Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
0 Divide	Yes	Div	F10	FO	F6			No	No

S1 S2

FU FU Fi? Fk?

Register result status:

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
61	FU						Divide			

dest

DIVD ends execution

Fk?

Scoreboard Example: Cycle 62

Instruction	ı sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Mult1	No								
Mult2	No								
Add	No								
Divide	No								

S2

FU FU Fj?

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
62 FU

dest

DIVD writes in F10

Instruction	n sta	tus:			Read	Exec	Write
Instruction	n	j	k	Issue	Oper	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22

Functional unit status:

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
Integer	No								
Integer Mult1	No								
Mult2	No								
Add	No								
Divide	No								

S1 S2

FU

FU

Fi?

Fk?

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
62 FU

dest

Fk?

Scoreboard Example: Cycle 63

Instruction	n sta	tus:			Read	Exec	Write
Instructio	n	j	k	Issue	Oper .	Comp	Result
LD	F6	34+	R2	1	2	3	4
LD	F2	45+	R3	5	6	7	8
MULTD	F0	F2	F4	6	9	19	20
SUBD	F8	F6	F2	7	9	11	12
DIVD	F10	F0	F6	8	21	61	62
ADDD	F6	F8	F2	13	14	16	22
					,		

Functional	umit	atatua.
<i>Tunchonal</i>	uriii	siaius.

Time Name	Busy	Op	Fi	Fj	Fk	Qj	Qk	Řj	Rk
Integer	No								
Integer Mult1	No								
Mult2	No								
Add	No								
Divide	No								

dest S1 S2 FU FU Fj?

Register result status:

Clock		F0	<i>F</i> 2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
62	FU									

Instruction	n sta	tus:			Read	Exec	Write					
Instruction	n	j	k	Issue	Oper	Comp	Result	,				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21	61	62					
ADDD	F6	F8	F2	13	14	16	22					
Functiona	l un	it sta	atus.			dest	S1	<i>S</i> 2	FU	FU	Fj?	Fk?
	Time	e Nan	1e	Busy	Op	Fi	Fj	Fk	Qj	Qk	Rj	Rk
		Inte	ger	No								
		Mul	t1	No								
		Mul	t2	No								
		Add		No								
		Divi	ide	No								
Register re	esult	t sta	tus:									
Clock				FO	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	<i>F30</i>

62

FU

Instruction	n sta	tus:			Read	Ехес	Write					
Instructio	n	j	\boldsymbol{k}	Issue	Oper	Comp	Resul	\underline{t}				
LD	F6	34+	R2	1	2	3	4					
LD	F2	45+	R3	5	6	7	8					
MULTD	F0	F2	F4	6	9	19	20					
SUBD	F8	F6	F2	7	9	11	12					
DIVD	F10	F0	F6	8	21	61	62					
ADDD	F6	F8	F2	13	14	16	22					
	_											
Functiona	l un	it sto	atus:	•		dest	<i>S1</i>	<i>S2</i>	FU	FU	Fj?	Fk?
	T)[D			MA	TIT I		Fk	Qj	Qk	Rj	Rk
						1)(6						
		N/m1	t <u>r</u>	No								
				No		76		7717				
					ñ	3 y	$\{ \mid 2 \}$			1112		
		Ц				_						
Regis	, , , , , , , , , , , , , , , , , , ,	STA										
									1 V V			F30
63	ノロ	U	FU			<u>-5H</u>					• • •	130
02			Γ									

Checks can be performed to check errors based on order of issue

CDC 6600 Scoreboard

- Key idea of Scoreboard: Allow instructions behind stall to proceed (Decode ⇒ Issue Instruction & Read Operands)
- Speedup of 2.5 w.r.t. no dynamic scheduling
- Speedup 1.7 by reorganizing instructions from compiler
- BUT slow memory (no cache) limits benefit
- Limitations of 6600 scoreboard:
 - No forwarding hardware
 - Limited to instructions in basic block (small window)
 - Small number of functional units (structural hazards), especially integer/load store units
 - Do not issue on structural hazards
 - Wait for WAR hazards
 - Prevent WAW hazards

Summary

- Instruction Level Parallelism (ILP) in SW or HW
- Loop level parallelism is easiest to see
- SW parallelism dependencies defined for program, hazards if HW cannot resolve
- SW dependencies/compiler sophistication determine if compiler can unroll loops
 - Memory dependencies hardest to determine
- HW exploiting ILP
 - Works when can't know dependence at run time
 - Code for one machine runs well on another

Key idea of Scoreboard: Allow instructions behind stall to proceed (Decode ⇒ Issue Instruction & Read Operands)

- Enables out-of-order execution => out-of-order completion
- ID stage checked both structural and WAW hazards