Advanced Computer Architectures

Dynamic Scheduling: Tomasulo Algorithm

Politecnico di Milano


Outline

- Tomasulo algorithm
- Comparison between Scoreboard and Tomasulo

Tomasulo Algorithm


- Another dynamic algorithm: allows execution to proceed in the presence of dependences
- Invented at IBM 3 years after CDC 6600 for the IBM 360/91
- Same Goal: high performance w/o special compilers
- Lead to:
 - Alpha 21264, HP 8000, MIPS 10000, Pentium II,
 PowerPC 604

- The control logic and the buffers are distributed with FUs (vs. centralized in scoreboard)
- Operand buffers are called Reservation Stations



In order to distribute, we extend functional unit with Reservation Stations

- The control logic and the buffers are distributed with FUs (vs. centralized in scoreboard)
- Operand buffers are called Reservation Stations
- Each instruction is an entry of a reservation station



- The control logic and the buffers are distributed with FUs (vs. centralized in scoreboard)
- Operand buffers are called Reservation Stations
- Each instruction is an entry of a reservation station
- Its operands are replaced by values or pointers (Register Renaming)


- The control logic and the buffers are distributed with FUs (vs. centralized in scoreboard)
- Operand buffers are called Reservation Stations
- Each instruction is an entry of a reservation station
- Its operands are replaced by values or pointers (Register Renaming)

- Register Renaming allows to:
 - Avoid WAR and WAW hazards
 --> remember these hazards depend only on the fact that
 the register used is the same, but using different registers

--> remember these hazards depend only on the fact that the register used is the same, but using different registers would not change the functionality: register renaming will avoid these hazards

- Reservation stations are more than registers (so can do better optimizations than a compiler).
- Results are dispatched to other Fus through a Common Data Bus (data+source)
- Load/Stores treated as FUs

Tomasulo Algorithm for an FPU



Reservation Station Components

- Tag identifying the RS
- OP = the operation to perform on the component.

needed although we already assigned the instruction to the right functional unit

- Vj, Vk = Value of the source operation could involve more functional units (?)
- Qj,Qk = Pointers to RS that produce Vj,Vk who is gonna be in charge of give me that data)
 Zero value = Source op. is already available in Vj or Vk
- Busy = Indicates RS Busy
- Note: Only one of V-field or Q-field is valid for each operand

Other components

(register file)

- RF and the Store buffer have a Value (V) and a Pointer (Q) field.
 Pointer (Q) field corresponds to number of reservation station producing
 the result to be stored in RF or store buffer
 If zero ⇒ no active instructions producing the result
 (RF or store buffer content is the correct value).
- Load buffers have an address field (A), and a busy field.
- Store Buffers have also an address field (A).
- A: To hold info for memory address calculation for load/store. Initially contains the instruction offset (immediate field); after address calculation stores the effective address.

3-stage of the Tomasulo Algorithm: ISSUE


- Get an instruction I from the queue.
 - If it is an FP op. Check if a RS is empty (i.e., check for structural hazards)
 Only to reasons for stalling
- Rename registers
- WAR resolution
 - If I writes Rx, read by an instruction K already issued, K knows already the value of Rx or knows what instruction will write it. So the RF can be linked to I
- WAW resolution
 - Since we use in-order issue, the RF can be linked to I

3-stages of the Tomasulo Algorithm: **EXECUTION**

- When both operands are ready then execute.
- If not ready, watch the common data bus for results.
 - By delaying execution until operands are available, RAW hazards are avoided.
 Notice that several instructions could become ready in the same clock cycle for the same FU.
- Load and stores: two-step process
 - First step: compute effective address, place it in load or store buffer.
 - Loads in Load Buffer execute as soon as memory unit is available
 - Stores in store buffer wait for the value to be stored before being sent to memory unit.

3-stage of the Tomasulo Algorithm: WRITE

- When result is available: write on Common Data Bus and from there into RF and into all RSs (including store buffers) waiting for this result
- Stores write data to memory during this stage
- Mark reservation stations available.



Focus on load/store

- Loads and stores go through a functional unit for effective address computation before proceeding to effective load and store buffers;
- Loads take a second execution step to access memory, then go to Write Result to send the value from memory to RF and/or RS;
- Stores complete their execution in their Write Result stage (writes data to memory)
- All writes occur in Write Result simplifying Tomasulo algorithm.

Focus on load/store

- A Load and a Store can be done in different order, provided they access different memory locations
- Otherwise, a WAR (interchange load-store sequence) or a RAW (interchange store-load sequence) may result (WAW if two stores are interchanged). Loads can be reordered freely.
- To detect such hazards: data memory addresses associated with any earlier memory operation must have been computed by the CPU (e.g.: address computation executed in program order)

Focus on load/store

- Load executed out of order with previous store: assume address computed in program order. When Load address has been computed, it can be compared with A fields in active Store buffers: in the case of a match, Load is not sent to Load buffer until conflicting store completes.
- Stores must check for matching addresses in both Load and Store buffers (dynamic disambiguation, alternative to static disambiguation performed by the compiler)
- Drawback: amount of hardware required.
- Each RS must contain a fast associative buffer; single CDB may limit performance.

Tomasulo Example

*S*2

Instruction status:

--> we don't need an explicit read operands stage (unlike scoreboard), since we are going to pass everything to the Reservation station and there if a data is missing it will be

RS

Instructio	n	\dot{J}	\boldsymbol{k}	Issue	Comp Result
LD	F6	34+	R2		
LD	F2	45+	R3		
MULTD	FO	F2	F4		
SUBD	F8	F6	F2		
DIVD	F10	F0	F6		
ADDD	F6	F8	F2		

Load1 No
Load2 No
Load3 No

Reservation Stations:

Time Name Busy V_i VkQkOp Q_{j} Add1 No Add2 No Add3 No Mult1 No Mult2 No

SI

Register result status:

Clock

FU

F0 F2 F4

F6

RS


F8

F10

F12

F30


Tomasulo Example



Register result status:


Clock		FO	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
0	FU									

Tomasulo Algorithm for an FPU




Reservation Station Components

- Tag identifying the RS
- OP = the operation to perform on the component.
- Vj, Vk = Value of the source operands
- Qj,Qk = Pointers to RS that produce Vj,Vk
 Zero value = Source op. is already available in Vj or Vk
- Busy = Indicates RS Busy
- Note: Only one of V-field or Q-field is valid for each operand



Register result status:




*S*2

RS

RS


Exec Write

Instruction status:



	Busy	Address
Load	Yes	34+R2
Load 2	Yes	45+R3
Load3	No	

Reservation Stations:





SI

Register result status: --> we use the register result status to track which RS is in charge of writing a certain register

Clock

2





Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30
2 FU Load2 Load1

Note: Unlike 6600, can have multiple loads outstanding

*S*2

RS

RS

Exec Write

Instruction status:

SUBD

DIVD

ADDD

Instruction	1	j	k	Issue	Comp	Result
LD	F6	34+	R2	1	3	
LD	F2	45+	R 3	2		
MULTD	F0	F2	F4	3		

F2

F6

F2

	Busy	Address
Load1	Yes	34+R2
Load2	Yes	45+R3
Load3	No	

Reservation Stations:

F8

F10

F6

F6

F0

F8

Time Name Busy Op V_i Vk Q_{j} QkAdd1 No Add2 No Add3 No Mult1 Yes MULTD R(F4) Load2 Mult2

SI

Register result status:

Clock

3

F0 F2 F4 F6 F8 F10 F12 ... F30

Mult1 Load2 Load1

I'm not going to use F4 but I'm going to use my own copy that was in F4, so F4 is free to be used since I already have my own copy

Instruction status:

Exec Write

Instruction	n	j	\boldsymbol{k}	Issue	Comp	Result
LD	F6	34+	R2	1	3	
LD	F2	45+	R3	2		
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2			


	Busy	Address
Load1	Yes	34 + R2
Load2	Yes	45+R3
Load3	No	

Note: registers names are removed ("renamed") in Reservation Stations; MULT issued vs. scoreboard

Load1i completing; what is waiting2for Load1?

```
Time Name Busy
                 Op
                                            Qk
     Add1
            No
     Add2
            No
     Add3
     Mult 1
            Yes MULTD
                              R(F4) Load2
     Mult2
```

Register result status:



Write

*S*2

RS

Exec

Instruction status:

F6

F2

FO

F8

	Busy	Address
Load1	No	
Load2	Yes	45+R3
Load3	No	

Reservation Stations:

F10

F6

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
	Add1	Yes	SUBD	M(A1)			Load2
	Add2	No					
	Add3	No					
	Mult1	Yes	MULTD)	R(F4)	Load2	
	Mult2	No					


SI

still waiting for load2 to write the value. Until that moment we have a value in F2 but it is not the value we are interested in

Register result status:

DIVD

ADDD



RS

after completing the load we have in F6 what is in that memory address

```
Instruction status:
                                     Exec
                                          Write
                                     Comp Result
   Instruction
                              Issue
                         k
   LD
             F6
                  34 +
                         R2
                                       3
                                              4
                  45 +
                         R3
                                       4
   LD
             F2
   MULTD
                   F2
                         F4
             FO
   SUBD
             F8
                         F2
                   F6
   DIVD
            F10
                   FO
                         F6
   ADDD
                         F2
             F6
                   F8
```

	Busy	Address
Load1		
Load2	Yes	45+R3
Load3		

Reservation Stations:

SI

Register result status:

*S*2

RS

RS

Load2 completing; what is waiting for Load2?

Instruction status: Write Exec kIssue Comp Result Busy Address Instruction LD 34 +R2 4 No F6 1 Load1 LD F2 45+ **R**3 2 5 Load2 No 3 **MULTD** F0 F2 F4 Load3 No **SUBD** F8 F6 F2 4 5 DIVD F10 F0 F6 F2 **ADDD** F6 F8 Reservation Stations: SI S2RS RS V_i Time Name Busy VkOkOp*Oi* It starts (2 clock cycles left)--> 2 Add1 Yes SUBD M(A1) M(A2)Add2 No Add3 No It starts (10 clock cycles left)--> 10 Mult1 Yes MULTD M(A2) R(F4)Mult2 Yes DIVD M(A1) Mult1

Register result status:

Clock		FO	F2	<i>F4</i>	<i>F6</i>	F8	F10	<i>F12</i>	•••	F30
5	FU	Mult1	M(A2)		M(A1)	Add1	Mult2			

Write

*S*2

RS

RS

Exec

Instruction status:

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:

Time	Name	Busy	Op	Vj	Vk	Qj	Qk
1	Add1	Yes	SUBD	M(A1)	M(A2)		
	Add2	Yes	ADDD		M(A2)	Add1	
	Add3	No					
9	Mult1	Yes	MULTD	M(A2)	R(F4)		
	Mult2	Yes	DIVD		M(A1)	Mult1	

S1

When add1 will complete, Add wlll start and will execute in parallel with Mult1 (which is already executing). We don't care which one will complete first, we just care if they complete in the same clock cycle, because of synchronization on databus.

F30

F12

Register result status:

Clock 6

 FU
 F2
 F4
 F6
 F8
 F10

 FU
 Mult1
 M(A2)
 Add2
 Add1
 Mult2

Write

*S*2

RS

RS

Exec

Instruction status:

F6

F2

F0

F10

F6

F0

F8

F6

F2

Instruction

MULTD

SUBD

DIVD


ADDD

LD

LD

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:



SI

Register result status:

F8 F10 F12 Clock F0F2F4 *F6* F30 6 FUMult1 M(A2)Add2 Add1 Mult2

Issue ADDD here vs. scoreboard?

Exec Write

Instruction status:

Instructio	n	j	k	Issue	Comp	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	F0	F2	F4	3		
SUBD	F8	F6	F2	4	7	
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:

Time Name	Busy	Op	Vj	Vk	Qj	Qk
0 Add1	Yes	SUBD	M(A1)	M(A2)		
Add2	Yes	ADDD		M(A2)	Add1	
Add3	No					
8 Mult1	Yes	MULTD	M(A2)	R(F4)		
Mult2	Yes	DIVD		M(A1)	Mult1	

SI

Execution completion

Register result status:

*S*2

RS


RS

Exec Write

Instruction status:

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:



SI

Register result status:

Clock
$$F0$$
 $F2$ $F4$ $F6$ $F8$ $F10$ $F12$... $F30$ FU Mult1 M(A2) Add2 Add1 Mult2

S2

RS

RS

Add1 completing; what is waiting for it?

Instruction	n stat	tus:			Exec	Write				
Instructio	n	j	\boldsymbol{k}	Issue	Comp	Result			Busy	Address
LD	F6	34+	R2	1	3	4		Load1	No	
LD	F2	45+	R 3	2	4	5		Load2	No	
MULTD	F0	F2	F4	3				Load3	No	
SUBD	F8	F6	F2	4	7	8	> write	back		
DIVD	F10	FO	F6	5						
ADDD	F6	F8	F2	6						
Reservation Stations:					S1	<i>S2</i>	RS	RS		
	Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
Add1 No										
2 Add2 Yes ADDD				(M-M)	M(A2)					
Add3 No										
7 Mult1 Yes MULT				MULTI	M(A2)	R(F4)				

Register result status:

Mult2

Yes

DIVD

Clock F0F2F4*F6* F8 F10 *F12* F30 8 M(A2)FUMult1 Add2 (M-M)Mult2

M(A1) Mult1

Write

*S*2

RS

RS

Exec

Instruction status:

Instructio	n	\dot{j}	k	Issue	Comp	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R 3	2	4	5
MULTD	FO	F2	F4	3		
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6		

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:

VkTime Name Busy OkOpAdd1 No 1 Add2 Yes ADDD (M-M) M(A2) Add3 No 6 Mult1 Yes MULTDM(A2) R(F4) Mult2 **DIVD** Yes M(A1) Mult1

SI

Register result status:

Clock 9

$$F0 F2 F4 F6$$

$$FU Mult1 M(A2) Add2$$

-	F8	F10	F12	•••	F3
2	(M-M)	Mult2			

Instruction status: Write Exec Comp Result Busy Address Instruction Issue kLD F6 34+R23 4 Load1 No 45 +LD F2 **R**3 5 Load2 No **MULTD** F0 F2 F4 Load3 No We know that SUBD F6 F2 8 DIVD reads F6 DIVD F10 F0 F6 ADDD writes F6. So this configures a WAR. **ADDD** F8 F2 F6 10 However we have that the ADDD complete before DIVD and this is not a problem because we have register renaming: Reservation Stations: S1 *S*2 RS RS the data that was in F6 was already copied by DIVD (M (A1)), so there is no more a WAR hazard problem. Time Name Busy Op V_{i} Vk Q_{j} QkThat is, I decoupled F6 from the data that war stored in Add1 No --> execution completion Yes ADDD (M-M) M(A2) 0 Add 2Add3 No 5 Mult1 Yes MULTD M(A2) R(F4)**DIVD** Mult2 Yes M(A1) Mult1

Register result status:

Clock		F0	F2	F4	<i>F6</i>	F8	F10	<i>F12</i>	• • •	F30
10	FU	Mult1	M(A2)		Add2	(M-M)	Mult2			

```
Instruction status:
                                             Write
                                       Exec
                                       Comp Result
   Instruction
                               Issue
                           k
   LD
              F6
                   34+
                          R2
                                         3
                                                 4
                   45 +
   LD
              F2
                          R3
                                         4
                                                 5
   MULTD
              F0
                    F2
                          F4
   SUBD
                    F6
                          F2
                                                 8
   DIVD
             F10
                    F<sub>0</sub>
                          F6
   ADDD
                    F8
                          F2
              F6
                                         10
```

	Busy	Address
Load1	No	
Load2	No	
Load3		

Reservation Stations:

SI

Register result status:

F10 F12 Clock F0F2F4 *F6* F8 F30 10 FUMult1 M(A2)Add2 (M-M)Mult2

*S*2

RS

RS

Add2 completing; what is waiting for it?

F30

Tomasulo Example Cycle 11

Instruction status:

Instruction		J	K	Issue	Comp	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R 3	2	4	5
MULTD	FO	F2	F 4	3		
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:

```
        Time
        Name
        Busy
        Op
        Vj
        Vk
        Qj
        Qk

        Add1
        No

        Add2
        No

        Add3
        No

        4 Mult1
        Yes
        MULTD M(A2)
        R(F4)

        Mult2
        Yes
        DIVD
        M(A1)
        Mult1
```

Register result status:

```
Instruction status:
                                     Exec Write
                                     Comp Result
                                                                Busy
                                                                       Address
   Instruction
                         \boldsymbol{k}
                              Issue
   LD
             F6
                  34+
                         R2
                                       3
                                              4
                                                         Load1
                                                                  No
   LD
             F2
                  45 +
                         R3
                                       4
                                              5
                                                         Load2
                                                                  No
   MULTD
             F0
                   F2
                                                         Load3
                         F4
                                                                  No
   SUBD
             F8
                   F6
                         F2.
                                       7
                                              8
   DIVD
            F10
                   F0
                         F6
   ADDD
             F6
                   F8
                         F2
                                       10
                                              11
Reservation Stations:
                                      SI
                                             S2
                                                    RS
                                                           RS
                                             Vk
            Time Name Busy
                                       V_j
                                                    Q_{j}
                                                           Qk
                               Op
                 Add1
                         No
                 Add2
                         No
                 Add3
                         No
                4 Mult1
                        Yes MULTD M(A2) R(F4)
                 Mult2
                        Yes
                              DIVD
                                            M(A1) Mult1
```

Register result status:

Write result of ADDD here vs. scoreboard?

All quick instructions complete in this cycle!

Write

Exec

Instruction status:

	i Bicii	UD.			Dice	*******
Instructio	n	\dot{J}	\boldsymbol{k}	Issue	Comp	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	FO	F2	F4	3		
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:

S1

Register result status:

Clock 12

FU

F0 F2

F4

*S*2

F6

RS

F8

RS

F10

F12

... F30

 $U \mid Mult1 \mid M(A2)$

(M-M+M(M-M) Mult2

Write

*S*2

RS

Exec

Instruction status:

Comp Result Instruction Issue k34 +LDF6 R23 4 45 +LD F2 **R**3 4 5 **MULTD** F0 F2 F4 SUBD F6 F2 8 DIVD F10 F0 F6 **ADDD** F8 F2 F6 10 11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:

VkTime Name Busy Op V_{j} Q_{j} QkAdd1 No Add2 No Add3 No 2 Mult1 Yes MULTD M(A2) R(F4) Mult2 Yes **DIVD** M(A1) Mult1

SI

Register result status:

Clock 13

RS

```
Instruction status:
                                         Write
                                   Exec
                                   Comp Result
                                                                   Address
                             Issue
                                                             Busy
   Instruction
                        k
                        R2
   LD
            F6
                  34 +
                                      3
                                            4
                                                       Load1
                                                               No
                               1
   LD
                  45+
                        R3
            F2
                                      4
                                            5
                                                       Load2
                                                               No
                               3
   MULTD
            F0
                  F2
                        F4
                                                       Load3
                                                               No
   SUBD
                               4
                                      7
            F8
                  F6
                        F2
                                            8
            F10
                               5
   DIVD
                  F0
                        F6
   ADDD
            F6
                  F8
                        F2
                               6
                                     10
                                            11
Reservation Stations:
                                           S2
                                     SI
                                                  RS
                                                        RS
                                     V_i
                                           Vk
                                                        Qk
           Time Name Busy
                              Op
                                                  Q_{j}
                 Add1
                        No
                 Add2
                        No
                 Add3
                        No
               1 Mult1
                       Yes MULTD M(A2) R(F4)
                                          M(A1) Mult1
```

DIVD

Register result status:

Mult2

Yes

Clock		F0	F2	<i>F4</i>	<i>F6</i>	F8	F10	F12	•••	F30
14	FU	Mult1	M(A2)		(M-M+N)	(M-M)	Mult2			

Instruction status: Write Exec Comp Result Busy Address Instruction Issue kLD 34 +3 No F6 R2 4 Load1 1 45 +5 LD F2 **R**3 4 Load2 No **MULTD** F2 F4 Load3 F0 15 No 8 SUBD F8 F6 F2 **DIVD** F10 F₀ F6 **ADDD** F6 F8 F2 10 11 Reservation Stations: SIS2RS RS ViVkTime Name Busy Op Q_{j} QkAdd1 No Add2 No Add3 No 0 Mult1 Yes MULTD M(A2) R(F4)Mult2 Yes **DIVD** M(A1) Mult1

Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 15 FU Mult1 M(A2) (M-M+V(M-M)) Mult2

```
Instruction status:
                                          Write
                                   Exec
                                   Comp Result
                                                              Busy
                                                                    Address
   Instruction
                        k
                             Issue
   LD
                  34 +
                                      3
                                                               No
            F6
                        R2
                                            4
                               1
                                                       Load1
   LD
                  45 +
            F2
                        R3
                                            5
                                                       Load2
                                                               No
   MULTD
                  F2
                        F4
                                     15
                                                       Load3
            F0
                                            16
                                                               No
   SUBD
            F8
                  F6
                        F2
                               4
   DIVD
            F10
                  F0
                        F6
   ADDD
            F6
                  F8
                        F2
                                     10
                                            11
                               6
Reservation Stations:
                                     SI
                                           S2
                                                  RS
                                                        RS
                                     Vi
                                            Vk
                                                  Qi
           Time Name Busy
                              Op
                                                        Qk
                        No
                 Add1
                 Add2
                        No
                 Add3
                        No
                 Mult1
                        No
              40 Mult2
                       Yes
                             DIVD
                                    M*F4 M(A1)
```

Register result status:

Faster than light computation (skip a couple of cycles)



Write

*S*2

RS


Exec

Instruction status:

Instruction		j	k	Issue	Comp	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R3	2	4	5
MULTD	FO	F2	F4	3	15	16
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5		
ADDD	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:



SI

Register result status:

Clock 55

FU

F0 F2 M*F4 M(A2)

F4 F6

F8

RS

F10

F12

2 ... *F30*

(M-M+N.(M-M) Mult2

Instruction status:				Exec	Write						
	Instruction	on	j	k	Issue	Comp	Result			Busy	Address
	LD	F6	34+	R2	1	3	4		Load1	No	
	LD	F2	45+	R3	2	4	5		Load2	No	
	MULTD	F0	F2	F4	3	15	16		Load3	No	
	SUBD	F8	F6	F2	4	7	8				
	DIVD	F10	FO	F6	5	56					
	ADDD	F6	F8	F2	6	10	11				
Re	eservatio	on St	ations	S.:		<i>S1</i>	<i>S</i> 2	RS	RS		
		Time	Name	Busy	Op	Vj	Vk	Qj	Qk		
			Add1	No							
			Add2	No							
			Add3	No							
			Mult1	No							
		C	Mult2	Yes	DIVD	M*F4	M(A1)				

Register result status:

```
Instruction status:
                                           Write
                                     Exec
                                     Comp Result
                                                                Busy
                                                                       Address
   Instruction
                              Issue
                          k
   LD
             F6
                   34 +
                         R2
                                        3
                                              4
                                                         Load1
                                                                  No
   LD
                   45 +
                         R3
                                              5
                                                         Load2
                                                                  No
   MULTD
             F<sub>0</sub>
                   F2
                         F4
                                       15
                                              16
                                                         Load3
                                                                  No
   SUBD
             F8
                         F2
                                              8
                   F6
                                5
   DIVD
             F10
                                       56
                   F0
                         F6
   ADDD
                   F8
                         F2
                                       10
                                              11
             F6
Reservation Stations:
                                       SI
                                             S2
                                                    RS
                                                           RS
            Time Name Busy
                                       V_i
                                              Vk
                                                    Oi
                                                           Ok
                               Op
                 Add1
                         No
                 Add2
                         No
                 Add3
                         No
                 Mult1
                         No
                0 Mult2
                         Yes
                              DIVD
                                     M*F4 M(A1)
```

Register result status:

Mult2 is completing; what is waiting for it?

*S*2

RS

Exec Write

Instruction status:

Instruction		\dot{j}	k	Issue	Comp	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R 3	2	4	5
MULTD	FO	F2	F 4	3	15	16
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5	56	57
ADDD	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3		

Reservation Stations:

 V_{j} VkTime Name Busy Op Q_{j} QkAdd1 No Add2 No Add3 No Mult1 No Mult2 M*F4 M(A1) Yes DIVD

SI

Register result status:

Clock 56

F0 F2 FU M*F4 M(A2)

F4 F6

F8

RS

F10 F12

2 ... *F30*

(M-M+N (M-M) Result

*S*2

F4

RS

F6


Exec Write

Instruction status:

Instructio	n	\dot{J}	\boldsymbol{k}	Issue	Comp	Result
LD	F6	34+	R2	1	3	4
LD	F2	45+	R 3	2	4	5
MULTD	FO	F2	F4	3	15	16
SUBD	F8	F6	F2	4	7	8
DIVD	F10	F0	F6	5	56	57
ADDD	F6	F8	F2	6	10	11

	Busy	Address
Load1	No	
Load2	No	
Load3	No	

Reservation Stations:



SI

Register result status:

Clock 56

 $FU = \begin{array}{c|c} F0 & F2 \\ \hline FU & M*F4 & M(A2) \end{array}$


(M-M+N (M-M) Result

F8


F10

RS

F12 ... F30




Register result status:



Register result status:

Clock F0 F2 F4 F6 F8 F10 F12 ... F30 **56** FU M*F4 M(A2) (M-M+N(M-M) Result



Register result status:

Once again: In-order issue, out-of-order execution and completion.

Tomasulo (IBM) versus Scoreboard (CDC)

Number of instructions that I will eventually issue

- Issue window size=14
- No issue on structural hazards
- WAR, WAW avoided with renaming
- Broadcast results from FU
- Control distributed on RS
- Allows loop unrolling in HW

- Issue window size=5
- No issue on structural hazards
- Stall the completion for WAW and WAR hazards
- Results written back on registers.
- Control centralized through the Scoreboard.

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called "reservation stations"; have pending operands

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well

- Control & buffers distributed with Function Units (FU) vs. centralized in scoreboard;
 - FU buffers called "reservation stations"; have pending operands
- Registers in instructions replaced by values or pointers to reservation stations(RS); called register renaming;
 - avoids WAR, WAW hazards
 - More reservation stations than registers, so can do optimizations compilers can't
- Results to FU from RS, not through registers, over Common Data Bus that broadcasts results to all FUs
- Load and Stores treated as FUs with RSs as well
- Integer instructions can go past branches, allowing FP ops beyond basic block in FP queue

Compare to Scoreboard Cycle 62

Instruction status:						Read	Exec	Write	?
Instructio	n	j	k	1	ssue	Oper	Comp	Resul	lt
LD	F6	34+	R2	П	1	2	3	4	
LD	F2	45+	R3		5	6	7	8	
MULTD	F0	F2	F4		6	9	19	20	
SUBD	F8	F6	F2		7	9	11	12	
DIVD	F10	F0	F6		8	21	61	62	
ADDD	F6	F8	F2	I	13	14	16	22	

Exec Write								
Issue Comp Result								
1		3		4				
2		4		5				
3		15		16				
4		7		8				
5		56		57				
6		10		11				

Compare to Scoreboard Cycle 62

Instruction status:					R	ead	Exec		Write	
Instructio	n	j	\boldsymbol{k}	Issue	0	per	Com	p.	Resul	t
LD	F6	34+	R2	1		2	3		4	
LD	F2	45+	R3	5		6	7		8	
MULTD	F0	F2	F4	6		9	19		20	
SUBD	F8	F6	F2	7	Ш	9	11		12	
DIVD	F10	F0	F6	8		21	61		62	
ADDD	F6	F8	F2	13	Ц	14	16		22	

Exec Write									
Issue Comp.Result									
1		3		4					
2		4		5					
3		15		16					
4		7		8					
5		56		57					
6		10		11					

Why take longer on scoreboard/6600?

Structural Hazards

Lack of forwarding