# **Exercise Session 1**

Performance, Amdhal's Law, Pipeline

Advanced Computer Architectures

Politecnico di Milano March 11th, 2024

Davide Conficconi <davide.conficconi@polimi.it>







#### Who am I

Assistant Professor @ Politecnico di Milano

Research in the

System Architecture Area



Focus: (Co-)Design Domain-Specific Computer Architectures and Systems



Performance

**Energy Efficiency** 

**Reconfigurable Systems** (e.g., FPGAs)



#### Who am I

Assistant Professor @ Politecnico di Milano

Research in the

System Architecture Area



Focus: (Co-)Design Domain-Specific Computer Architectures and Systems




**Performance** 

**Energy Efficiency** 

Reconfigurable Systems (e.g., FPGAs)

Adjunct Prof. for Bachelor CS101 and Advanced Computer Architecture



Lecturer of FPGA101 Passion In Action





#### Who am I

Assistant Professor @ Politecnico di Milano

Research in the System Architecture Area



Focus: (Co-)Design Domain-Specific Computer Architectures and Systems




Performance

**Energy Efficiency** 

Reconfigurable Systems (e.g., FPGAs)

Adjunct Prof. for Bachelor CS101 and Advanced Computer Architecture



Lecturer of FPGA101 Passion In Action




Intern at research teams of IBM (21/22), Xilinx (18/19) Oracle (18)

IBM Research | Zurich XILINX ORACLE®





# Important things: Material



Assistant Professor @ Politecnico di Milano

Research in the System Architecture Area



Focus: (Co-)Design Domain-Specific Computer Architectures and Systems



Performance

**Energy Efficiency** 

Reconfigurable Systems (e.g., FPGAs)

Adjunct Prof. for Bachelor CS101 and Advanced Computer Architecture



Lecturer of FPGA101 Passion In Action



Intern at research teams of IBM (21/22), Xilinx (18/19) Oracle (18)


https://webeep.polimi.it/course/view.php?id=10616

BM Research Zurich


# Material EVERYTHING OPTIONAL


#### https://webeep.polimi.it/course/view.php?id=10616

Textbook: Hennessy and Patterson, Computer Architecture: A Quantitative Approach




#### Other Interesting Reference












# Who Are You?



#### **Motivations**



Adapted from E.Del Sozzo. On how to effectively target fpgas from domain specific tools. 2019.

Data from: J. L Hennessy and D. A Patterson. Computer architecture: a quantitative approach 6th edition. Elsevier, 2018.







# The End Goal is... Pick the Best Architecture

(it is a matter of trade-offs)















https://www.nextplatform.com/2024/03/08/amd-flexing-spartan-fpga-muscles-in-clouds-and-at-edges/



https://www.nextplatform.com/2022/07/08/now-comes-the-hard-part-amd-software/




https://www.nextplatform.com/2024/02/29/the-once-and-future-fpga-maker-altera/






https://www.nextplatform.com/2024/03/08/amd-flexing-spartan-fpga-muscles-in-clouds-and-at-edges/







https://www.nextplatform.com/2024/03/08/amd-flexing-spartan-fpga-muscles-in-clouds-and-at-edges/









https://www.nextplatform.com/2024/03/08/amd-flexing-spartan-fpga-muscles-in-clouds-and-at-edges/

#### POWER EFFICIENCY ACROSS THE PORTFOLIO

UP TO 30% LOWER TOTAL POWER1 WITH 16 NM FABRIC





#### UP TO 60% LOWER POWER INTERFACING1





























#### Recall: Throughput vs Response time

- •Two Metrics:
- -Computer system user
- •Minimize elapsed time for program execution:

**response time**: execution time = time\_end - time\_start

- Computer center manager
- Maximize completion rate = #jobs/sec

throughput: total amount of work done in a given time













What will happen if...











What will happen if...
(1)we replace with a faster version?







(1)



What will happen if...

(1)we replace with a faster<sup>(2)</sup> version?

(2) We add multiple parallel systems for independent tasks?







# Case 1: Scale-up

(1)





### Case 1: Scale-up

(1)




# decrease response time and throughput will increase





(2)







# For sure Throughput will increase

(2)







# For sure Throughput will increase

Response time?

(2)







For sure Throughput will increase

Response time?

(2)

Yes, if there were a queue to serve, which was waiting for computing resources










### Recall: Issues as new opportunities

Programming has become very difficult Impossible to balance all constraints manually

- More computational horse-power than ever before
  - Cores are free (almost ... <a href="https://doi.org/10.1145/2000064.2000108">https://doi.org/10.1145/2000064.2000108</a>)
- Energy (i.e., perf/joule) is <u>ALWAYS</u> a primary concern→ Scaling (strong vs weak)

https://www.kth.se/blogs/pdc/2018/11/scalability-strong-and-weak-scaling/



#### Recall: Some Factors Affecting Performance

Algorithm complexity and data set

Compiler

Instruction set

Available operations

Operating system

Clock rate

Memory system performance

I/O system performance and overhead




#### Recall: CPU time

- Instruction Count, IC
  - Instructions executed, not static code size
  - Determined by algorithm, compiler, Instruction Set Architecture
- Cycles per instructions, CPI
  - Determined by ISA and CPU organization
  - Overlap among instructions (pipelining) reduces this term
- Time/cycle
  - Determined by technology, organization and circuit design





# Recall: Performance equation



	Inst. Count	CPI	Clock Rate
Program	X		
Compiler	X	(X)	
Instr. Set	X	X	
Organization		X	X
Technology			X









Consider two CPUs: CPU1 and CPU2.

CPU1 has clock cycle of 2 ns while CPU2 has an operating frequency of 700MHz.





Consider two CPUs: CPU1 and CPU2.

CPU1 has clock cycle of 2 ns while CPU2 has an operating frequency of 700MHz.

Given the following frequencies of occurrence of the instructions for the two CPUs



Consider two CPUs: CPU1 and CPU2.

CPU1 has clock cycle of 2 ns while CPU2 has an operating frequency of 700MHz.

Given the following frequencies of occurrence of the instructions for the two CPUs

Operation type	Frequency	CPU1 CYCLE	CPU2 CYCLE
Α	0.3	2	2
В	0.1	3	3
С	0.2	4	3
D	0.3	2	2
E	0.1	4	3





### Exe 2: Questions

Operation type	Frequency	CPU1 CYCLE	CPU2 CYCLE
Α	0.3	2	2
В	0.1	3	3
С	0.2	4	3
D	0.3	2	2
E	0.1	4	3

- A. Compute the average CPI for CPU1 and CPU2
- B. Which is the fastest CPU?





Operation type	Frequency	CPU1 CYCLE	CPU2 CYCLE
Α	0.3	2	2
В	0.1	3	3
С	0.2	4	3
D	0.3	2	2
E	0.1	4	3

Recall: CPI = 
$$\frac{\text{Clock cycles}}{\text{Instruction}}$$
 CPI =  $\sum_{i=1}^{n}$  CPI<sub>i</sub>\* F<sub>i</sub> where F<sub>i</sub> = I<sub>i</sub>
Instruction Count





Operation type	Frequency	CPU1 CYCLE	CPU2 CYCLE
Α	0.3	2	2
В	0.1	3	3
С	0.2	4	3
D	0.3	2	2
E	0.1	4	3

Recall: CPI = 
$$\frac{\text{Clock cycles}}{\text{Instruction}}$$
 CPI =  $\sum_{i=1}^{n}$  CPI<sub>i</sub>\* F<sub>i</sub> where F<sub>i</sub> = I<sub>i</sub>
Instruction Count

$$CPI_1 = 0.3 * 2 + 0.1 * 3 + 0.2 * 4 + 0.3 * 2 + 0.1 * 4 =$$





Operation type	Frequency	CPU1 CYCLE	CPU2 CYCLE
Α	0.3	2	2
В	0.1	3	3
С	0.2	4	3
D	0.3	2	2
E	0.1	4	3

Recall: CPI = 
$$\frac{\text{Clock cycles}}{\text{Instruction}}$$
 CPI =  $\sum_{i=1}^{n}$  CPI<sub>i</sub>\* F<sub>i</sub> where F<sub>i</sub> = I<sub>i</sub>
Instruction Count

$$CPI_1 = 0.3 * 2 + 0.1 * 3 + 0.2 * 4 + 0.3 * 2 + 0.1 * 4 = 0.6 + 0.6 + 0.3 + 0.8 + 0.6 + 0.4 = 2.7$$





Operation type	Frequency	CPU1 CYCLE	CPU2 CYCLE
Α	0.3	2	2
В	0.1	3	3
С	0.2	4	3
D	0.3	2	2
E	0.1	4	3

Recall: CPI = 
$$\frac{\text{Clock cycles}}{\text{Instruction}}$$
 CPI =  $\sum_{i=1}^{n}$  CPI<sub>i</sub>\* F<sub>i</sub> where F<sub>i</sub> = I<sub>i</sub>
Instruction Count

$$CPI_1 = 0.3 * 2 + 0.1 * 3 + 0.2 * 4 + 0.3 * 2 + 0.1 * 4 = 0.6 + 0.6 + 0.3 + 0.8 + 0.6 + 0.4 = 2.7$$

$$CPI_2 = 0.3 * 2 + 0.1 * 3 + 0.2 * 3 + 0.3 * 2 + 0.1 * 3 = 0.6 + 0.3 + 0.6 + 0.6 + 0.3 = 2.4$$









#### Recall: "X is n times faster than Y" means

$$\frac{Performance(X)}{Performance(Y)} = \frac{Exe(Y)}{Exe(X)}$$

CPU time = 
$$\left(\sum_{i=1}^{n} IC_i \times CPI_i\right) \times Clock$$
 cycle time





$$\frac{EXE_{CPU_1}}{EXE_{CPU_2}}$$





$$\frac{EXE_{CPU_1}}{EXE_{CPU_2}} = (\frac{IC_1 * CPI_1}{F_1}) * (\frac{F_2}{IC_2 * CPI_2})$$





$$\frac{EXE_{CPU_1}}{EXE_{CPU_2}} = (\frac{IC_1 * CPI_1}{F_1}) * (\frac{F_2}{IC_2 * CPI_2})$$

$$\frac{IC_1 * CPI_1 * F_2}{IC_2 * CPI_2 * F_1} = \frac{CPI_1 * F_2}{CPI_2 * F_1}$$

$$= \frac{2.7 * 700MHz}{2.4 * 500MHz} = \frac{1890}{1200} = 1.575$$

#### CPU2 is 1.575 faster than CPU1








### Recall

$$Speedup_{overall} = \frac{Execution time_{old}}{Execution time_{new}} = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

#### Best you could ever hope to do:


$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced})}$$






















Image Processing task on FPGA is 2.86x<sup>11</sup> times faster 100W (TDP) vs 30.85 W



### Exe 3: Questions

A. With what percentage of processing will adding FPGA result in a speedup of 2?

A. (At home, if you want, Enjoy:D) Draw a graph that plots the speedup as a percentage of the computation spent performing the image processing task. Label y-axis "Net speedup" and x-axis "Percent image processing"





### Exe 3: Questions

A. With what **percentage of processing** will adding FPGA result in a **speedup of 2**?

A. (At home, if you want, Enjoy:D) Draw a graph that plots the speedup as a percentage of the computation spent performing the image processing task. Label y-axis "Net speedup" and x-axis "Percent image processing"





$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$





$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

$$2 = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$





$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

$$2 = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

$$2 = \frac{1}{1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{2.86}}$$





$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

$$2 = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

$$2 = \frac{1}{1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{2.86}}$$

$$\frac{1}{2} = 1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{2.86}$$

$$\frac{1}{2} = \frac{2.86 - 2.86Fraction_{enhanced} + Fraction_{enhanced}}{2.86}$$

$$\frac{2.86}{2} = 2.86 - 2.86 Fraction_{enhanced} + Fraction_{enhanced}$$

 $1.86Fraction_{enhanced} = 1.43$ 





$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

$$2 = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

$$2 = \frac{1}{1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{2.86}}$$

$$\frac{1}{2} = 1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{2.86}$$

$$\frac{1}{2} = \frac{2.86 - 2.86Fraction_{enhanced} + Fraction_{enhanced}}{2.86}$$

$$\frac{2.86}{2} = 2.86 - 2.86 Fraction_{enhanced} + Fraction_{enhanced}$$

 $1.86Fraction_{enhanced} = 1.43$ 

 $Fraction_{enhanced} = 0.768 = 76.8\%$ 





 $Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$ 

 $2 = \frac{1}{1 - Fraction_{enhanced}} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}}$   $\frac{1}{2} = 1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{2.86}$   $\frac{1}{2} = 1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{2.86}$ 

$$2 = \frac{1 - Fraction_{enhanced} + Fact Only note 1}{1 - Fraction_{enhanced} + Fact Only note 1}$$

$$\frac{1}{2} = 1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{2.86}$$

$$\frac{1}{2} = \frac{2.86 - 2.86 Fraction_{enhanced} + Fraction_{enhanced}}{2.86}$$

$$\frac{2.86}{2} = 2.86 - 2.86 Fraction_{enhanced} + Fraction_{enhanced}$$

 $1.86Fraction_{enhanced} = 1.43$ 

 $Fraction_{enhanced} = 0.768 = 76.8\%$ 





### Exe 3: Questions


A. With what percentage of processing will adding FPGA result in a speedup of 2?

A. (At home, if you want, Enjoy:D) Draw a graph that plots the speedup as a percentage of the computation spent performing the image processing task. Label y-axis "Net speedup" and x-axis "Percent image processing"





## Exe 3.b: Graph solution



100 / ((100-x)+x/2.86)





### Performance Scaling

How does the **overall performance scale** if we further **increase** the **speedup**?

Let's consider an application where the **number** of used **processors/threads linearly increases** the **performance** of the parallelizable portion





### Modern Problems Require Modern Formulae

$$Speedup_{overall} = \frac{1}{(1 - Fraction_{enhanced} + \frac{Fraction_{enhanced}}{Speedup_{enhanced}})}$$

$$speedup_{overall} = 1/(s + p/N)$$

 $s = serial part = 1 - Fraction_{enhanced}$ 


 $p = 1 - s = parallelizable part = Fraction_{enhanced}$ 

N = number of processors or threads =  $Speedup_{enhanced}$ 






Amdahl's law - speedup = 1/(s + p/N))








Amdahl's law - speedup = 1/(s + p/N))






















### To Sum Up

Amdahl's law states that, for a fixed problem, the upper limit of speedup is determined by the serial fraction of the code -> strong scaling

$$speedup = 1/(s + p/N)$$





# Something More about Performance Scaling

#### Gustafson's law -> weak scaling

$$scaled\ speedup = s + p \times N$$

#### If you want more information JUST FOR CURIOSITY:

- https://www.kth.se/blogs/pdc/2018/11/scalability-strong-andweak-scaling/
- https://dl.acm.org/doi/10.1145/42411.42415











#### Recall and some ref

Web simulators: (Not tested) MIPS simulator from unisi and RISC-V simulator from unisi

https://tinyurl.com/aca-grid24


https://docs.google.com/spreadsheets/d/1vqTGDF7TNgOfrMDSYCP2vqisW3uBdiuXvvZo0hvc4tA/edit?usp=sharing





#### Recall and some ref

https://tinyurl.com/aca-grid24









#### Recall and some ref


https://tinyurl.com/aca-grid24


















```
lw $1, OFF($2)
```

addi \$3, \$1, 4


sub \$4, \$1, \$2

addi \$2, \$1, -8

sw \$4, OFF(\$2)







lw \$1, OFF(\$2) addi \$3, \$1, 4 sub \$4, \$1, \$2 addi \$2, \$1, -8 sw \$4, OFF(\$2)

IF	ID	EX	ME	WB
Instruction Fetch	Instruction Decode	Execution	Memory Access	Write Back
			,	

#### ALU Instructions: op \$x,\$y,\$z

Instr. Fetch	Read of Source	ALU Op.	Write Back
& PC Increm.	Regs. \$y and \$z	(\$y op \$z)	Destinat. Reg. \$x

#### Load Instructions: lw \$x,offset(\$y)

Instr. Fetch	Read of Base	ALU Op.	Read Mem.	Write Back
& PC Increm.	Reg. \$y	(\$y+offset)	M(\$y+offset)	Destinat. Reg. \$x

#### Store Instructions: sw \$x,offset(\$y)


Instr. Fetch	Read of Base Reg.	ALU Op.	Write Mem.
& PC Increm.	\$y & Source \$x	(\$y+offset)	M(\$y+offset)

#### Conditional Branches: beq \$x,\$y,offset

Instr. Fetch	Read of Source	ALU Op. (\$x-\$y)	Write
& PC Increm.	Regs. \$x and \$y	&(PC+4+offset)	PC







lw \$1, OFF(\$2)

addi \$3, \$1, 4

sub \$4, \$1, \$2


addi \$2, \$1, -8

sw \$4, OFF(\$2)

No optimization in the MIPS pipeline (e.g., forwarding paths) just our "optimization" (i.e., RF access R/W)







lw \$1, OFF(\$2)

addi \$3, \$1, 4

sub \$4, \$1, \$2

addi \$2, \$1, -8

sw \$4, OFF(\$2)


No optimization in the MIPS pipeline (e.g.,

forwarding paths) just our "optimization" (i.e., RF access R/W)

The processor has a clock cycle of 2ns







lw \$1, OFF(\$2) addi \$3, \$1, 4 sub \$4, \$1, \$2 addi \$2, \$1, -8 sw \$4, OFF(\$2)


No optimization in the MIPS pipeline (e.g., forwarding paths) just our "optimization" (i.e., RF access R/W)

The processor has a clock cycle of 2ns

- A. Draw the pipeline schema and highlight possible hazards
- B. Represent the real execution (Insert the stalls)
- C. Calculate IC, CPI, MIPS









Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)															
addi \$3, \$1, 4															
sub \$4, \$1, \$3															
addi \$2, \$1, -8															
sw \$5, OFF(\$2)															






Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D													
addi \$3, \$1, 4		F													
sub \$4, \$1, \$3															
addi \$2, \$1, -8															
sw \$5, OFF(\$2)															





Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E												
addi \$3, \$1, 4		F	D												
sub \$4, \$1, \$3			F												
addi \$2, \$1, -8															
sw \$5, OFF(\$2)															





Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	M	w										
addi \$3, \$1, 4		F	D	E	M	w									
sub \$4, \$1, \$3			F	D	E	М	w								
addi \$2, \$1, -8				F	D	E	М	W							
sw \$5, OFF(\$2)					F	D	E	М	W						





### Recall: Type of Data Hazard


#### Read After Write (RAW)

Instr., tries to read operand before Instr, writes it

Caused by a "Dependence" (in compiler nomenclature). This hazard results from an actual need for communication.









Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw <b>\$1</b> , OFF(\$2)	F	D	E	м (	( × )	)									
addi \$3, <b>\$1</b> , 4		F	D	E	M	W									
sub \$4, \$1, \$3			F	D	E	M	w								
addi \$2, \$1, -8				F	D	E	М	W							
sw \$5, OFF(\$2)					F	D	E	М	W						






Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	м (	( × )	)									
addi \$3, <b>\$1</b> , 4		F	D	E	M	W									
sub \$4, <b>\$1</b> , \$3			F	D	E	М	w								
addi \$2, \$1, -8				F	D	E	М	W							
sw \$5, OFF(\$2)					F	D	E	М	W						






Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	м (	( × )	)									
addi \$3, <b>\$1</b> , 4		F	D	E	М	W									
sub \$4, <b>\$1</b> , \$3			F	D	E	M	w								
addi \$2, <b>\$1</b> , -8				F	О	E	М	W							
sw \$5, OFF(\$2)					F	D	E	М	w						






Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw <b>\$1</b> , OFF(\$2)	F	D	E	M	W				Nc	ot a	re	al l	Ha	7ar	<u>7</u>
addi \$3, <b>\$1</b> , 4		F	D	E	M	V			1 1 6	<del>/ L - G</del>	. 10		<del>I Ct</del>	<del>- Ct 1</del>	<b>J</b>
sub \$4, <b>\$1</b> , \$3			F	D	E	1	w								
addi \$2, <b>\$1</b> , -8				F	D	E	М	W							
sw \$5, OFF(\$2)					F	D	E	M	W						






Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	м (	( × )	)									
addi \$3, <b>\$1</b> , 4		F	D	E	М	W									
sub \$4, <b>\$1</b> , \$3			F	D	E	M	w								
addi \$2, <b>\$1</b> , -8				F	О	E	М	W							
sw \$5, OFF(\$2)					F	D	E	М	w						





Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	м (	(w	)									
addi \$3, <b>\$1</b> , 4		F	D	E	м (	W									
sub \$4, <b>\$1</b> , <b>\$3</b>			F	D	E	M	w								
addi \$2, <b>\$1</b> , -8				F	D	E	М	W							
sw \$5, OFF(\$2)					F	D	E	М	W						





Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	м (	(w	)									
addi \$3, <b>\$1</b> , 4		F	D	E	м (	W	)								
sub \$4, <b>\$1</b> , <b>\$3</b>			F	D	E	M	w								
addi \$2, <b>\$1</b> , -8				F	D	E	M	W							
sw \$5, OFF(\$2)					F (	D	E	M	W						






#### Recall: Data Hazards: Possible Solutions

- Compilation Techniques:
  - Insertion of nop (no operation) instructions
  - Instructions Scheduling to avoid that correlating instructions are too close
    - The compiler tries to insert independent instructions among correlating instructions
    - When the compiler does not find independent instructions, it insert nops.
- Hardware Techniques:
  - Insertion of "bubbles" or stalls in the pipeline
  - Data Forwarding or Bypassing






#### Exe 4.b: Bubble insertion



Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	M	W										
addi \$3, \$1, 4		F	Stall	Stall	D	E	м (	W							
sub \$4, \$1, \$3					F (	D	E	M	w						
addi \$2, \$1, -8						F	D	E	M	W	)				
sw \$5, OFF(\$2)							F	D	E	M	W				




#### Exe 4.b: Bubble insertion



Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	M	w										
addi \$3, \$1, 4		F	Stall	Stall	D	E	М	W							
sub \$4, \$1, \$3					F	Stall	Stall	D	E	М	W				
addi \$2, \$1, -8								F	D	E	м (	W	)		
sw \$5, OFF(\$2)									F (	D	E	M	W		



#### Exe 4.b: Bubble insertion



Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	M	W										
addi \$3, \$1, 4		F	Stall	Stall	D	E	М	W							
sub \$4, \$1, \$3					F	Stall	Stall	D	E	M	W				
addi \$2, \$1, -8								F	D	E	M	W			
sw \$5, OFF(\$2)									F	Stall	Stall	D	E	M	W





Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	М	w										
addi \$3, \$1, 4		F	Stall	Stall	D	E	М	w							
sub \$4, \$1, \$3					F	Stall	Stall	D	E	М	w				
addi \$2,\$1,-8								F	D	E	M	w			
sw \$5, OFF(\$2)									F	Stall	Stall	D	E	M	w



Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	М	w										
addi \$3, \$1, 4		F	Stall	Stall	D	E	М	w							
sub \$4, \$1, \$3					F	Stall	Stall	D	E	M	w				
addi \$2,\$1,-8								F	D	E	M	w			
sw \$5, OFF(\$2)									F	Stall	Stall	D	E	м	w

$$IC = 5$$



Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	М	w										
addi \$3, \$1, 4		F	Stall	Stall	D	E	М	w							
sub \$4, \$1, \$3					F	Stall	Stall	D	E	М	w				
addi \$2,\$1,-8								F	D	E	М	w			
sw \$5, OFF(\$2)									F	Stall	Stall	D	Е	М	w

$$IC = 5$$

$$CPI = \frac{CCs}{IC}$$



Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	М	w										
addi \$3, \$1, 4		F	Stall	Stall	D	E	М	w							
sub \$4, \$1, \$3					F	Stall	Stall	D	E	М	w				
addi \$2,\$1,-8								F	D	E	M	w			
sw \$5, OFF(\$2)									F	Stall	Stall	D	E	м	w

$$IC = 5$$

$$CPI = \frac{CCs}{IC} = \frac{15}{5}$$



#### Recall: MIPS - Exe 4.c: Performance

Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
lw \$1, OFF(\$2)	F	D	E	М	w											
addi \$3, \$1, 4		F	Stall	Stall	D	E	М	w								
sub \$4, \$1, \$3					F	Stall	Stall	D	E	М	w					
addi \$2,\$1,-8								F	D	E	M	w				
sw \$5, OFF(\$2)									F	Stall	Stall	D	Е	м	w	

$$IC = 5$$

$$CPI = \frac{CCs}{IC} = \frac{15}{5}$$

$$MIPS = \frac{ClockFrequency}{CPI * 10^6}$$





Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
lw \$1, OFF(\$2)	F	D	E	М	w										
addi \$3, \$1, 4		F	Stall	Stall	D	E	М	w							
sub \$4, \$1, \$3					F	Stall	Stall	D	E	M	w				
addi \$2,\$1,-8								F	D	E	M	w			
sw \$5, OFF(\$2)									F	Stall	Stall	D	E	М	w

$$IC = 5$$

$$CPI = \frac{CCs}{IC} = \frac{15}{5}$$

$$MIPS = \frac{ClockFrequency}{CPI*10^6} = \frac{\frac{1}{2}*10^9}{3*10^6} = \text{166}$$







### ACA24 Research Projects

#### **Deliverables:**

1) Repository with source code; 2) Presentation; 3) Report. Other details differ for each project

#### Main themes:

- FPGA-based Accelerator Design
- Hardware/Software System Co-Design
- System Design for High-Performance Memory Subsystems
- Superscalar RISC-V Architectures on FPGA prototypes
- High-Performance Regex Matching with Vector or Spatial Architectures
- Static Parallelization Techniques on VLIW AIE
- System design for Future Datacenter Networks
- ... ???





# Thank you for your attention Questions?

Davide Conficconi <davide.conficconi@polimi.it>

#### Acknowledgements

E. Del Sozzo, Marco D. Santambrogio, D. Sciuto Part of this material comes from:

- Hennessy and Patterson <u>Turing Lecture</u>
- "Computer Organization and Design" and "Computer Architecture A Quantitative Approach" Patterson and Hennessy books
- "Digital Design and Computer Architecture" Harris and Harris

and are properties of their respective owners



