SYNOPSYS®

Our Technology, **Your Innovation**™

Creating Custom RISC-V Processors Using ASIP Design Tools: A Post-Quantum Cryptography Case Study

Dominik Auras

User-Defined start trv32p5x; Algorithm opn trv32p5x(bit32 ifmt | bit16 ifmt); opn bit32 ifmt(majOP | majOP IMM | majLOAD | ... | majCUSTOM3); opn majOP(alu rrr ar instr | mpy rrr instr | div instr); opn alu rrr ar instr(op: majOP fn10, rd: eX, rs1: eX, rs2: eX) { **User-Defined** Algorithm Architecture stage ID: pidX1 = r1 = X[rs1];pidX2 = r2 = X[rs2];**Architectural Optimization** Hardware Generation Processor Model stage EX: and Software Development aluA = pidX1;aluB = pidX2;**RTL Generator** switch(op) aluR = add (aluA, aluB) @alu; Optimizing C/C++ Compiler aluR = sub (aluA, aluB) @alu; case slt: aluR = slt (aluA, aluB) @alu; case sltu: aluR = sltu(aluA, aluB) @alu; Linker case xor: aluR = bxor(aluA, aluB) @alu; FMT ALU OPD Assemble Synthesizable RTL case sra: aluR = sra (aluA, aluB) @alu; FMT ALU OPD Instruction Set FMT ALU OPD stage EX: Binary pexX1 = texX1 = aluR;stage ME: Refinement pmeX1 = tmeX1 = pexX1;Debugger RTL Synthesizer Instruction-Set **RTL Simulator** if (rd: x0) w1 dead = w1 = pmeX1; & Profiler Simulator DC / FC else X[rd] = w1 = pmeX1;syntax : "neg " rd "," rs2 op<<sub>> rs1<<x0>> | "snez " rd "," rs2 op<<sltu>> rs1<<x0>> | "sltz " rd "," rs1 op<<slt>> rs2<<x0>> **SDK Generation** | "sgtz " rd "," rs2 op<<slt>> rs1<<x0>> Virtual Prototyping Verification op " " rd "," rs1 "," PADOP2 rs2; **Architectural Optimization** ASIC or : op[9..3]::rs2::rs1::op[2..0]::rd, class(alu_rrr); **FPGA** Hardware Generation ESL Model Verification Mode

Gert Goossens


Werner Geurts

ASIP Designer™

- Industry-leading tool to design your own processor
- Language-based description of ISA and microarchitecture: nML
- Single processor model ensures that SDK and RTL are in sync
- Architectural exploration with Compiler-in-the-Loop™ & Synthesis-in-the-Loop™
- Licensed as a tool (not IP): product differentiation, no royalties
- Full interoperability with other Synopsys EDA tools

RISC-V Extensibility

- ISA customization & extensibility drive RISC-V adoption
 - Extension instructions can be encoded in RISC-V's reserved opcode space or in parallel issue-slots (VLIW)
- Result: RISC-V compatible Application-Specific Processor (ASIP)
 - Reuse SW code & interfaces designed for general-purpose RISC-V
- ASIP Designer supports the entire design process
 - nML models of Trv family are included with ASIP Designer tools
 - Designers extend these nML models as desired
 - Explore, leveraging Compiler-in-the-Loop, Synthesis-in-the-Loop
- Custom RISC-V cores complement ARC-V IP ►



Verification

Trv (RISC-V) Models Shipped with ASIP Designer

Integer models: Trv<mm>p<n>

	32-bit datapath	64-bit datapath
3-stage	Trv32p3	Trv64p3
pipe	Trv32p3x	Trv64p3x
5-stage	Trv32p5	Trv64p5
pipe	Trv32p5x	Trv64p5x

- ISA: RV64IM, RV32IM
 - Integer & multiply
- Micro architecture
 - Protected pipeline, 3 or 5 stages
 - Hardware multiplier
- Iterative divider
- Optional extensions: Trv<mm>p<n>x
 - Two-way static ILP
 - Zero overhead hardware loops
 - Load/store with post-modify addressing


Floating-point models: Trv32p<n>f

	32-bit datapath
3-stage pipe	Trv32p3f Trv32p3fx
5-stage pipe	Trv32p5f Trv32p5fx

- ISA: RV32IMZfinx
 - Integer & multiply, single-prec. float
- Micro architecture
- Protected pipeline, 3 or 5 stages
- FPU based on HardFloat [Hauser]
- Iterative divider & square-root
- Optional extensions: Trv32p<n>fx
- Two-way static ILP
- Zero overhead hardware loops
- Load/store with post-modify addressing

Case study: Post-Quantum Crypto

Acceleration of Kyber key encapsulation algorithm



- "Montgomery Reduction": modulo arithmetic (multiplications)
- "Barrett Reduction": modulo arithmetic (additions, subtractions)
- "Keccak State Permutation": SH3 secure hashing


Montgomery and Barret Reduction:

2x 13-bit $\rightarrow 32$ -bit registers


Instruction fusion

– Packed SIMD:

- 14 design iterations starting from Trv32p5x, executed in a CI/CD flow Keccak State Permutation:
 - Instruction fusion
 - Custom multi-port register-file: parallel access to hashing state




Instruction-level parallelism: e.g. [packed vector operation] | [load-store]



▲ Fragment of compiled machine code, with corresponding C source code

Design trajectory with evolution of cycle and gate count

Acknowledgement - To Robin Geens, COSIC research group, KU Leuven, for his contributions to the design of the custom RISC-V processor for Kyber key encapsulation.



Take-Aways

- Designing custom RISC-V architectures with application-specific extensions yields product differentiation and superior PPA, while maintaining flexibility and eco-system compatibility
- ASIP Designer is the industry-leading processor design tool, taking the risk out of your RISC-V design optimization

More info

- www.synopsys.com/asip
- asip_info@synopsys.com
- Authors: <first_name.last_name>@synopsys.com