





VRP: a Variable extended Precision Accelerator for Scientific Computing Applications


Andrea <u>Bocco</u>, A. Hoffmann, E. Guthmuller, C Fuguet, Y. Durand, J. Fereyre, I. Tahir, R. Alidori, T. Khandelwal, N. Perbost

RISC-V summit Munich 24-28 Juin 2024













Radix-based floating point representation:

k-bit exponent

Why extended precision?



Radix-based floating point representation:

k-bit exponent

- VRP processor supports
 - $p=3 \rightarrow 512$ bits mantissa size
 - $k=2 \rightarrow 18$ bits exponent size
 - Specified at runtime (no recompilation)


Why extended precision?



Radix-based floating point representation:

$$(\sum_{n=0}^{p-1}bit_n imes 2^{-n}) imes 2^{e^n}$$
 p-bit mantissa

- VRP processor supports
 - $p=3 \rightarrow 512$ bits mantissa size
 - $k=2 \rightarrow 18$ bits exponent size
 - Specified at runtime (no recompilation)





k-bit exponent

"1-bit LLMs Could Solve Al's Energy Demands" ([1], IEEE Spectrum, 2024/05/30)

[1] https://spectrum.ieee.org/1-bit-llm





- Floating point arithmetic is done on fixed size hardware, which leads to rounding and absorption errors
- Example: approximation during mantissa alignment in floating point additions

$$\alpha = M \times 2^E$$

$$\beta = M' \times 2^{E-50}$$





- Floating point arithmetic is done on fixed size hardware, which leads to rounding and absorption errors
- Example: approximation during mantissa alignment in floating point additions

Motivation: Floating point issues




- Floating point arithmetic is done on fixed size hardware, which leads to rounding and absorption errors
- Example: approximation during mantissa alignment in floating point additions

- \Rightarrow Floating point addition is not associative: $(\alpha + \beta) + \gamma \neq \alpha + (\beta + \gamma)$
- ⇒ Problematic for intensive calculations, especially iterative methods applied on large problems
- ⇒ Extended precision can alleviate these issues

Application domain: extended precision for HPC





Starting point: symbolic manipulation of a set of PDEs from CFD, convection/diffusion, Electromagnetism, etc.

E.g. variational formulation


Application domain: extended precision for HPC

Starting point: symbolic manipulation of a set of PDEs from CFD, convection/diffusion, Electromagnetism, etc.

E.g. variational formulation

Computational physics: Blend of physics and chemistry, with applied mathematics, numerical linear algebra, numerical optimization, and parallel computing.

Climate models, weather prediction, celestial physics, high energy physics, quantum mechanics




Some optimization algorithms (e.g. IPM barrier)




$$\tau_{yx} = -\mu \cdot \frac{dv_x}{dy}$$

$$\int_{r}^{r} \frac{\partial}{\partial r} \left(r \frac{\partial u}{\partial r} \right) + \frac{1}{r^2} \frac{\partial^2 r}{\partial \theta^2} = f(r, \theta)$$















Eigensolver,







E.g. linear solver, Eigensolver, EVD/SVD/ diagonalization Block solvers

Ax = b $Ax = \lambda x$ $A = Q \times S \times Q^{t}$ $\min_{x} ||B - Ax^{k}||$

> 80 % of computing time

L A P A C K
L A P A C -K
L A P A -C -K
L -A P -A -C K
L A -P -A C K
L -A -P -A C K
L -A -P - C K






Roundoff errors delay or even prevent convergence







E.g. linear solver, Eigensolver, EVD/SVD/ diagonalization **Block solvers**

 $\int Ax = b$ $Ax = \lambda x$ $A = Q \times S \times Q^t$ $\min \|B - A x^k\|$

PETSc

> 80 % of computing time

Roundoff errors delay or even prevent convergence




VRP: a Variable extended Precision Accelerator for **Scientific Computing Applications**

Motivation: Software emulation (e.g. MPFR) too slow


Goal: be application-agnostic and limited by memory bandwidth instead of arithmetic

⇒ Variable extended Precision Floating Point Unit integration in modified RISC-V CVA6 processor



Main CVA6 modifications [2]:

- 32 logical/64 physical ~540-bit registers: 512b mantissa + 18b exponent + 1b sign + flags
- New high-perf L1 cache (open sourced)
- A custom VPFPU with different operators whose latency depends on precision







[2] E. Guthmuller et al., "Xvpfloat: RISC-V ISA Extension for Variable Extended Precision Floating Point Computation," in IEEE Transactions on Computers, doi: 10.1109/TC.2024.3383964



- Opensource ISA extension (TRISTAN project) for dynamically variable precision computation
- ⇒ No recompilation when changing precision

Mnemonic	Operation
PGER rt, ea	rt = ea
PSER et, ra	et = ra
PLE pt, evpi, ra{, #index}	<pre>vpfloat<evpi> *tab = ra pt = tab[index*stride]</evpi></pre>
PSE pb, evpi, ra{,#index}	<pre>vpfloat<evpi> *tab = ra tab[index*stride] = pb</evpi></pre>
PMV.P.P pt, pa	pt = pa
PMV.Pfield.X rt, pa	rt = pa[field]
PMV.X.Pfield pt, ra	pt[field] = ra
PCVT.P.H rt, pa, efpi	rt = (float16_t) pa
PCVT.P.F rt, pa, efpi	rt = (float32_t) pa
PCVT.P.D rt, pa, efpi	rt = (float64_t) pa
PCVT.H.P pt, ra	pt = (float16_t) ra.H[0]
PCVT.F.P pt, ra	pt = (float32_t) ra.W[0]
PCVT.D.P pt, ra	pt = (float64_t) ra
PADD pt, pa, pb, eci	pt = pa+pb
PSUB pt, pa, pb, eci	pt = pa-pb
PRND pt, pa, eci	pt = pa+0.0
PMUL pt, pa, pb, eci	pt = pa*pb
PCMP.EQ rt, pa, pb	rt = pa == pb ? 1 : 0
PCMP.NEQ rt, pa, pb	rt = pa != pb ? 1 : 0
PCMP.GT rt, pa, pb	rt = pa > pb ? 1 : 0
PCMP.LT rt, pa, pb	rt = pa < pb ? 1 : 0
PCMP.GEC rt, pa, pb	rt = pa >= pb ? 1 : 0
PCMP.LEQ rt, pa, pb	rt = pa <= pb ? 1 : 0





- Opensource ISA extension (TRISTAN project) for dynamically variable precision computation
- ⇒ No recompilation when changing precision
- Instructions parametrized with in-memory and output precision

Mnemonic	Operation
PGER rt, ea	rt = ea
PSER et, ra	et = ra
PLE pt, evpi, ra{, #index}	vpfloat <evpi> *tab = ra</evpi>
	pt = tab[index*stride]
PSE pb, evpi, ra{,#index}	vpfloat <evpi> *tab = ra</evpi>
	tab[index*stride] = pb
PMV.P.P pt, pa	pt = pa
PMV.Pfield.X rt, pa	rt = pa[field]
PMV.X.Pfield pt, ra	pt[field] = ra
PCVT.P.H rt, pa, efpi	rt = (float16_t) pa
PCVT.P.F rt, pa, efpi	rt = (float32_t) pa
PCVT.P.D rt, pa, efpi	rt = (float64_t) pa
PCVT.H.P pt, ra	pt = (float16_t) ra.H[0]
PCVT.F.P pt, ra	pt = (float32_t) ra.W[0]
PCVTD P pt, ro	pt - (float64_t) va
PADD pt, pa, pb, eci	pt = pa+pb
PSUB pt, pa, pb, eci	pt = pa-pb
PRND pt, pa, eci	pt = pa+0.0
PMUL pt, pa, pb, eci	pt = pa*pb
rewir.eq rt, pa, po	rt = pa == pp : 1 : 0
PCMP.NEQ rt, pa, pb	rt = pa != pb ? 1 : 0
PCMP.GT rt, pa, pb	rt = pa > pb ? 1 : 0
PCMP.LT rt, pa, pb	rt = pa < pb ? 1 : 0
PCMP.GEC rt, pa, pb	rt = pa >= pb ? 1 : 0
PCMP.LEQ rt, pa, pb	rt = pa <= pb ? 1 : 0





- Opensource ISA extension (TRISTAN project) for dynamically variable precision computation
- ⇒ No recompilation when changing precision
- Instructions parametrized with in-memory and output precision

Env register includes:

Output precision (in bits)

- Indexed load/store instructions
- Rounding mode
- PLE pt, evpi, ra{,#index}

vpfloat<evpi> *tab=ra; pt=tab[index];

In-memory IEEE-754 2008 extendable format

Env register includes:

- In-memory size (in bits)
- Exponent size (in bits)
- Rounding mode
- Stride

Г	Г
Mnemonic	Operation
PGER rt, ea	rt = ea
DCED of #2	ot - va
PLE pt, evpi, ra{, #index}	vpfloat <evpi> *tab = ra</evpi>
	pt = tab[index*stride]
	vpfloat <evpi> *tab = ra</evpi>
PSE pb, evpi, ra{,#index}	tab[index*stride] = pb
DI GUDD	
11v1v.1.1 pt, pa	pc - pa
PMV.Pfield.X rt, pa	rt = pa[field]
PMV.X.Pfield pt, ra	pt[field] = ra
PCVT.P.H rt, pa, efpi	rt = (float16_t) pa
PCVT.P.F rt, pa, efpi	rt = (float32_t) pa
PCVT.P.D rt, pa, efpi	rt = (float64_t) pa
PCVT.H.P pt, ra	pt = (float16_t) ra.H[0]
PCVT.F.P pt, ra	pt = (float32_t) ra.W[0]
PCVT.D.P pt, ra	pt = (float64_t) ra
PADD pt, pa, pb, eci	pt = pa+pb
PSUB pt, pa, pb, eci	pt = pa-pb
PRND pt, pa, eci	pt = pa+0.0
PMUL pt, pa, pb, eci	pt = pa*pb
PCMP.EQ rt, pa, pb	rt = pa == pb ? 1 : 0
PCMP.NEQ rt, pa, pb	rt = pa != pb ? 1 : 0
PCMP.GT rt, pa, pb	rt = pa > pb ? 1 : 0
PCMP.LT rt, pa, pb	rt = pa < pb ? 1 : 0
PCMP.GEC rt, pa, pb	rt = pa >= pb ? 1 : 0
PCMP.LEQ rt, pa, pb	rt = pa <= pb ? 1 : 0





- Opensource ISA extension (TRISTAN project) for dynamically variable precision computation
- ⇒ No recompilation when changing precision
- Instructions parametrized with in-memory and output precision

Indexed load/store instructions

PLE pt, evpi, ra{,#index}

Env register includes:

- Output precision (in bits)
- Rounding mode

vpfloat<evpi> *tab=ra; pt=tab[index];

 In-memory IEEE-754 2008 extendable format Env register includes:

- In-memory size (in bits)
- Exponent size (in bits)
- Rounding mode
- Stride
- conversions, arithmetic (+,-,*), load/store, comparison

Mnemonic	Openation
	Operation
PGER rt, ea	rt = ea
PSER et, ra	et = ra
PLE pt, evpi, ra{, #index}	vpfloat <evpi> *tab = ra</evpi>
	<pre>pt = tab[index*stride]</pre>
PSE pb, evpi, ra{,#index}	vpfloat <evpi> *tab = ra</evpi>
10L pb, evp1, 14 (, "Index)	tab[index*stridel = pb
PMV.P.P pt, pa	pt = pa
PMV.Pfield.X rt, pa	rt = pa[field]
PMV.X.Pfield pt, ra	pt[field] = ra
PCVT.P.H rt, pa, efpi	rt = (float16_t) pa
PCVT.P.F rt, pa, efpi	rt = (float32_t) pa
PCVT.P.D rt, pa, efpi	rt = (float64_t) pa
PCVT.H.P pt, ra	pt = (float16_t) ra.H[0]
PCVT.F.P pt, ra	pt = (float32_t) ra.W[0]
PCVT.D.P pt, ra	pt = (float64_t) ra
PADD pt, pa, pb, eci	pt = pa+pb
PSUB pt, pa, pb, eci	pt = pa-pb
PRND pt, pa, eci	pt = pa+0.0
PMUL pt. pa. pb. eci	nt. = na∗sd
PCMP.EQ rt, pa, pb	rt = pa == pb ? 1 : 0
PCMP.NEQ rt, pa, pb	rt = pa != pb ? 1 : 0
PCMP.GT rt, pa, pb	rt = pa > pb ? 1 : 0
PCMP.LT rt, pa, pb	rt = pa < pb ? 1 : 0
PCMP.GEC rt, pa, pb	rt = pa >= pb ? 1 : 0
PCMP.LEQ rt, pa, pb	rt = pa <= pb ? 1 : 0





- Opensource ISA extension (TRISTAN project) for dynamically variable precision computation
- ⇒ No recompilation when changing precision
- Instructions parametrized with in-memory and output precision

Env register includes:

- Indexed load/store instructions
 Output precision (in bits)
 - Rounding mode

PLE pt, evpi, ra{,#index}

vpfloat<evpi> *tab=ra; pt=tab[index];

 In-memory IEEE-754 2008 extendable format Env register includes:


- In-memory size (in bits)
- Exponent size (in bits)
- Rounding mode
- Stride
- conversions, arithmetic (+,-,*), load/store, comparison
- Compiler WIP (Binutils ready, prototype LLVM+Clang with *vpfloat* C type)


Mnemonic	Operation
PGER rt, ea	rt = ea
PSER et, ra	et = ra
PLE pt, evpi, ra{, #index}	<pre>vpfloat<evpi> *tab = ra pt = tab[index*stride]</evpi></pre>
PSE pb, evpi, ra{,#index}	<pre>vpfloat<evpi> *tab = ra tab[index*stride] = pb</evpi></pre>
PMV.P.P pt, pa	pt = pa
PMV.Pfield.X rt, pa	rt = pa[field]
PMV.X.Pfield pt, ra	pt[field] = ra
PCVT.P.H rt, pa, efpi	rt = (float16_t) pa
PCVT.P.F rt, pa, efpi	rt = (float32_t) pa
PCVT.P.D rt, pa, efpi	rt = (float64_t) pa
PCVT.H.P pt, ra	pt = (float16_t) ra.H[0]
PCVT.F.P pt, ra	pt = (float32_t) ra.W[0]
PCVT.D.P pt, ra	pt = (float64_t) ra
PADD pt, pa, pb, eci	pt = pa+pb
PSUB pt, pa, pb, eci	pt = pa-pb
PRND pt, pa, eci	pt = pa+0.0
PMUL pt, pa, pb, eci	pt = pa*pb
PCMP.EQ rt, pa, pb	rt = pa == pb ? 1 : 0
PCMP.NEQ rt, pa, pb	rt = pa != pb ? 1 : 0
PCMP.GT rt, pa, pb	rt = pa > pb ? 1 : 0
PCMP.LT rt, pa, pb	rt = pa < pb ? 1 : 0
PCMP.GEC rt, pa, pb	rt = pa >= pb ? 1 : 0
PCMP.LEQ rt, pa, pb	rt = pa <= pb ? 1 : 0





Main take away:

- The VPFPU supports the FP operations defined by the xvpfloat modified ISA.
- Each multi-cycle pipeline stage corresponds to an iterative operation on the floating-point mantissa.
- 7 VPFPU functional units
 - Working iteratively on 64/128b chunks
 - Performance depends on precision
- Some pipeline stages work on full width to minimize the computation latency









Hardware Prototypes en

VRP core (x2)



Dual-core VRP tile FPGA Q3 2021 Stencil/Tensor Processing Unit (STX)
Micro-Tile

Stencil/Tensor Processing Unit (STX)
Micro-Tile

L2 Cache Tile
Tile

Cache Tile
Tile

Vector Processing Unit (VPU)
Micro-Tile

Cache Tile
Tile

Cache Tile

Vector Processing Unit (VPU)
Micro-Tile


Vector Processing Unit (VPU)
Micro-Tile

VRP

VRP

Micro-Tile

VRP core GF22FDX
Q3 2022



EPACTC 1.0 (VRP features)

VRP core GF22FDX

Up to 256 bits of significand

EPACTC 1.0

Q2 2021

UNUM Type I memory format

2 dynamic data formats

Clock frequency: 1 GHz

EPACTC 1.5 (VRP features)

Up to 512 bits of significand

IEEE extendable memory format

8 dynamic data formats

Indexed load/store operations

High-Throughput memory subsystem

Clock frequency: 1 GHz

RHEA (VRP features)

Same features as in EPACTC 1.5

Two tiles with 4 VRP cores each

Clock frequency: 1.1 GHz

FPGA prototype

2 VRP cores

Clock frequency: 83 MHz



Software stack: solver example



Application

(executed on host or natively on the VRP)

```
VPFloatArray X(EXP_SZ, FRAC_SZ, Ndiag);
...
Nbiter = cg_vp(precision, Ndiag, X, A, B, tol);
```

Software stack: solver example



Application

(executed on host or natively on the VRP)



Solver

(VPFloat software)

```
VPFloatArray X(EXP_SZ, FRAC_SZ, Ndiag);
...
Nbiter = cg_vp(precision, Ndiag, X, A, B, tol);
```

Software stack: solver example



(executed on host or natively on the VRP)



Solver

(VPFloat software)



(V)BLAS routine

(assembly)





(FPGA/ASIC)

```
VPFloatArray X(EXP_SZ, FRAC_SZ, Ndiag);
...
Nbiter = cg_vp(precision, Ndiag, X, A, B, tol);
```



(FPGA/ASIC)

Application (executed on host or natively on the VRP) offloading Solver (VPFloat software) (V)BLAS routine (assembly) Runtime HW **SW Emulation SW Emulation**

(Spike)

(MPFR)

```
VPFloatArray X(EXP SZ, FRAC SZ, Ndiag);
Nbiter = cg_vp(precision, Ndiag, X, A, B, tol);
 // A*x = b
 int cg vp(int precision, int Ndiag,
           VPFloatArray & x, double *A,
           VPFloatArray b, double tolerance) {
     while (relerror < tolerance) {</pre>
        VBLAS::vgemv(precision, n, n, A, p_k, Ap_k, ...)
// y = A*x
void VBLAS::vgemv(int precision, ...){
   pser_ec(precision, EC0); // compute precision
   pser evp(X.es(), X.fs(), EVP1); // memory precision
   for (int i = 0; i < m; i++) {
     pcvt d p(P24, 0); // acc = 0
     for (int j = 0; j < n; j++) {
       ple(P0, a_ptr, 0, EVP0); // A(m)(n)
       ple(P1, x_ptr, 0, EVP1); // x(n)
```

pmul(P0, P0, P1, EC0); // A(m)(n)*x(n)


padd(P24, P24, P0, EC0); // acc += A(m)(n)*x(n)

Case studies: CG, BiCG, Block-BiCG solvers



Ultrasonic frequency-domain breast tomography (Block-BiCG) (SoA: time-domain)

$$AX = B$$




Case studies: CG, BiCG, Block-BiCG solvers




Ultrasonic frequency-domain breast tomography (Block-BiCG) (SoA: time-domain)

$$AX = B$$



SparseSuite matrices (benchmarking) solved on hardware prototype (SoA: complex preconditioners)



$$Ax = b$$

What's next?

Applications


Eigensolvers => O(eigenvalues) for fewer operations


Software

- SDK based on Eigen+MPFR
- C compiler supporting vpfloat variable precision type

Hardware

- SiPearl Rhea tapeout with 8x VRP cores (Q4 2024)
- Design on the next VRP generation (VXP):
 - OoO execution
 - Better support for sparse matrices





Open questions


Applications

- Impact of higher precision of result ?
- How to choose the right precision?
- Granularity of variable precision ?
- →Open to collaborations, working on building a community of potential users


Conclusion

 We proposed a hardware accelerator with a full software stack based on RISC-V






We demonstrated the benefits of extended precision



Optimized hardware based on RISC-V processor

Can be used in any application

Silicon-proven





Publications

E. Guthmuller et al., "Xvpfloat: RISC-V ISA Extension for Variable Extended Precision Floating Point Computation," in *IEEE Transactions on Computers*, doi: 10.1109/TC.2024.3383964.

Hoffmann, Alexandre & Durand, Yves & Fereyre, Jérôme. "Accelerating Spectral Elements Method with Extended Precision: A Case Study." 2024, International Journal of Applied Physics and Mathematics. 14. 45-58. 10.17706/ijapm.2024.14.2.45-58.

Y. Durand, E. Guthmuller, C. Fuguet, J. Fereyre, A. Bocco and R. Alidori, "Accelerating Variants of the Conjugate Gradient with the Variable Precision Processor," 2022 IEEE 29th Symposium on Computer Arithmetic (ARITH), Lyon, France, 2022, pp. 51-57, doi: 10.1109/ARITH54963.2022.00017.


T. T. Jost, Y. Durand, C. Fabre, A. Cohen and F. Pérrot, "Seamless Compiler Integration of Variable Precision Floating-Point Arithmetic," 2021 IEEE/ACM International Symposium on Code Generation and Optimization (CGO), Seoul, Korea (South), 2021, pp. 65-76, doi: 10.1109/CGO51591.2021.9370331.

Tiago Jost, Yves Durand, Christian Fabre, Albert Cohen, and Frédéric Pétrot. "VP Float: First Class Treatment for Variable Precision Floating Point Arithmetic." 2020, in *Proceedings of the ACM International Conference on* Parallel Architectures and Compilation Techniques (PACT '20). Association for Computing Machinery, New York, NY, USA, 355–356. https://doi.org/10.1145/3410463.3414660

A. Bocco, Y. Durand and F. de Dinechin, "Dynamic Precision Numerics Using a Variable-Precision UNUM Type I HW Coprocessor," 2019 IEEE 26th Symposium on Computer Arithmetic (ARITH), Kyoto, Japan, 2019, pp. 104-107, doi: 10.1109/ARITH.2019.00028.

A. Bocco, T. T. Jost, A. Cohen, F. de Dinechin, Y. Durand and C. Fabre, "Byte-Aware Floating-point Operations through a UNUM Computing Unit," 2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), Cuzco, Peru, 2019, pp. 323-328, doi: 10.1109/VLSI-SoC.2019.8920387.





THANKS FOR YOUR ATTENTION

Andrea Bocco

e-mail: andrea.bocco@cea.fr