



RISC-V@BSC: Fostering RISC-V strategy in Europe through Research, Innovation & Education

PhD. Teresa Cervero

RISC-V Summit Europe 2024







RISC-V@BSC: R&i&E
















CASTIEL 2

SOHA








RISC-V@BSC: Research






RISC-V@BSC: Innovation

Barcelona

Supercomputing

Centro Nacional de Supercomputación





Sargantana and more in:


https://github.com/bsc-loca

ALOCA

RISC-V@BSC: Innovation


System level

Heterogeneous system



Compatible with

- Embedded FPGA Shell (U280, U55C, V80)
- Design partitioning




FPGA RISC-V Tracer

Options Option | Action 1 | LOADBITSTREAM | This loads the bitstream | into the FPGA using the boot dvino.sh script. | Ensure the bitstream file is in the correct location 2 | RESET CORE | This option resets the core | integrated with the foga shell

Memory Hierarchy

Memory hierarchy:


• 3-level cache hierarchy



Multi-memory controllers support (HBM)

ProNoC

• QoS, concentration, multi-hop bypass





HPC Requirements

High bandwidth

Multiple memory controllers


Larger caches and cache block sizes

Low latency




U55C FPGA

Lagarto RISC-V SoCs: tapeouts



RISC-V@BSC: Combining top/down & bottom/up approach













Thank you!!

Q&A

teresa.cervero@bsc.es

