Accelerating RISC-V Verification



Speedup core verification through scalable hybrid FPGA Co-Simulation in 4 simple steps

RISC-V core description in RavenDSL

Automatic generation of the FPGA partition

Connection of the FPGA Partition

Automatic generation of the bitstream

import axi4full; import signal; import reset; dut TGC5M AXI4ID; clocks Clock#(100) clk; endclocks resets 10 ResetAgent#(10)(ACTIVE HIGH) reset; 11 endresets 12 SignalInAgent#(1) timIrq; 13 SignalInAgent#(1) swIrq; SignalInAgent#(1) 14 extIrq; SignalInAgent#(1) extIrqSv; 15 SignalInAgent#(64) rdtime; 16 AXI4MasterAgent#(32,64,1,0) iBus; 17 AXI4MasterAgent#(32,64,3,0) dBus; 19 enddut



