

- * Flip - Flop Definition
- * Latches Definition
- (1) SR Latches using NOR Gate
- (2) SR Latches using NAND Gate
- (3) SR or RS Flip - Flop.
- (4) JK Flip - Flop.
- (5) JK Master - Slave Flip - Flop.
- (6) D Flip - Flop
- (7) T Flip - Flop
- (8) Register Definition
- (9) Types of Register (a) SISO, (b) SIPO, (c) PISO, (d) PIPO
- (10) Right Shift Register, Left shift Registers.
- (11) Counter Definition
- (12) Difference between synchronous and ripple counter.
- (13) 2 bit Synchronous up counter.
- (14) 3 bit Synchronous up counter.
- (15) 3 bit Synchronous up / down counter.
- (16) 3 bit Asynchronous Counter (Ripple Counter)
- (17) MOD - 7 Ripple Counter (Asynchronous Counter)
- (18) MOD - 7 Synchronous Counter.
- (19) Basic Logic Gates AND, OR, NOT.
- (20) Universal Gates NAND and NOR.
- (21) Ex-OR and Ex-NOR Gates.
- (22) Implement AND, OR, NOT using NAND.
- (23) Implement AND, OR, NOT using NOR.
- (24) Define combinational circuit. Write combination circuit design procedure. Design Half Adder and Full Adder with its truth table, logic diagram and Boolean expression.

- (25) Half Subtractor and Full Subtractor.
- (26) Define Encoder. Design 4×2 Encoder.
- (27) ~~Design~~ Design Decimal to BCD Encoder.
- (28) Octal to Binary Encoder
- (29) Define Decoder. Design 2×4 Decoder.
- (30) Design BCD to Decimal Decoder.
- (31) Define Priority Encoder. Design 4×2 priority encoder with its block diagram, truth table, circuit diagram and mathematical expression.
- (32) What is race-around condition? Explain how JK flip-flop is used to eliminate race around condition.
- (33) Multiplexors. Design 2×1 multiplexer.
- (34) Design 4×1 multiplexer.
- (35) Design 8×1 multiplexer.
- (36) Implement Full adder using two 4×1 multiplexers.
- (37) Define PLA with its block diagram. Realize BCD to gray code converter using PLA.
- (38) Implement $F = \Sigma(0, 2, 4, 5, 7)$ using
 a) Multiplexers b) Decoder c) PLA.
- (39) Define Decoder. Draw logic diagram and truth table for 3×8 Decoder.
- (40) De-Morgan's Theorem.

Flip-Flops

MAYUR

Rate

9

\Rightarrow Flip flop is a sequential logic circuit which is capable of storing one bit. The output of flip flop may be 0 or 1.


Latches

- Latches is one bit storage at a time.
 - Output is connected to Input.
 - It is a basic storage element.

s = set

R = Reset

(1) SR Latches using NOR Gate.



Case-I

$$S=0, R=1, Q=0, \bar{Q}=1$$

$$S=0, R=0, Q=0, \bar{Q}=2$$

Case-II

$$S=1, R=0, Q=1, \bar{Q}=0$$

$$S=0, R=0, \Theta=1, \bar{\Theta}=0$$

| A | B | C |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Case - III


$$S=I, R=I, \delta=0, \bar{\delta}=0 \} \text{ Note}$$

$$S=0, R=0, Q=0, \bar{Q}=1 \quad \text{used}$$

Final Truth Table

| SR | Q | \bar{Q} |
|-----|----------|-----------|
| 0 0 | Memory | |
| 0 1 | 0 | 1 |
| 1 0 | 1 | 0 |
| 1 1 | Not used | |

(2) SR Latch using NAND Gate.



Case-I

$$S=0, R=1, Q=1, \bar{Q}=0$$

$$S=0, R=0, Q=1, \bar{Q}=1$$

Truth Table

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Case-II

$$S=1, R=0, Q=0, \bar{Q}=1$$

$$S=0, R=0, Q=1, \bar{Q}=0$$

Case-III

$$S=1, R=1, Q=1, \bar{Q}=0$$

$$S=0, R=0, Q=0, \bar{Q}=1$$


Final Truth Table

| S | R | Q | \bar{Q} |
|---|---|---------|-----------|
| 0 | 0 | Invalid | |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | Memory | |

(2) SR or RS Flip-Flop

⇒ Truth Table for SR latch with NAND

| S | R | Q | \bar{Q} |
|---|---|---------|-----------|
| 0 | 0 | Invalid | |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | Memory | |



$$S^* = (\overline{Clk} \cdot S) = \overline{S} + \overline{Clk}$$

$$R^* = (\overline{Clk} \cdot R) = \overline{R} + \overline{Clk}$$

Truth Table For SR Flip-Flop

| Clk | S | R | Q | \bar{Q} |
|-----|---|---|---------|-----------|
| 0 | X | X | Memory | |
| 1 | 0 | 0 | Memory | |
| 1 | 0 | 1 | 0 1 | |
| 1 | 1 | 0 | 1 0 | |
| 1 | 1 | 1 | Invalid | |

When,

$$S=0 \quad R=1 \quad S^*=1 \quad R^*=0 \rightarrow 0, 1$$

$$S=1 \quad R=0 \quad S^*=0 \quad R^*=1 \rightarrow 1, 0$$

$$S=1 \quad R=1 \quad S^*=0 \quad R^*=0 \rightarrow Invalid$$

$$S=0 \quad R=0 \quad S^*=1 \quad R^*=1 \rightarrow Memory$$

Final Truth Table \rightarrow Characteristics table

| Clk | S | R | Q_{n+1} | | | Q_n | S | R | Q_{n+1} |
|-----|---|---|-----------|--|--|-------|---|---|-----------|
| 0 | X | X | Q_n | | | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | Q_n | | | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | | | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | | | 0 | 1 | 1 | X |
| 1 | 1 | 1 | Invalid | | | 1 | 0 | 0 | 1 |
| | | | | | | 1 | 0 | 1 | 0 |
| | | | | | | 1 | 1 | 0 | 1 |
| | | | | | | 1 | 1 | 1 | X |

Excitation Table

| Q_n | Q_{n+1} | S | R |
|-------|-----------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

S R \bar{R} k-map for Q_{n+1}

| $Q_n \backslash S R$ | 00 | 01 | 11 | 10 |
|----------------------|----|----|----|----|
| 0 | | X | 1 | |
| 1 | 1 | X | 1 | |

$$Q_{n+1} = S + Q_n \bar{R}$$

(4) JK Flip-Flop


⇒ It is also called toggle flip-flop.

⇒ To overcome the invalid state of SR flip-flop JK flip-flop is used.

⇒ The JK flip-flop is similar to the SR flip-flop but there is no change in state when the J and K inputs are both low.

Truth table of SR Flip-Flop

| Ck | S | R | Q_{n+1} | |
|----|---|---|-----------|---|
| 0 | X | X | Q_n | |
| 1 | 0 | 0 | Q_n | |
| 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 1 | |
| 1 | 1 | 1 | Invalid | → All states are valid except "11". JK flip-flop uses all three " |



Assume, $Q=0$, $\bar{Q}=1$

When, $J=1$, $K=1$ & $clk=1$

$$\begin{array}{c} Q = 0 \downarrow 1 \uparrow 0 \\ \bar{Q} = 1 \uparrow 0 \downarrow 1 \end{array}$$

(Racing Condition / Toggle Condition)

Truth Table for JK Flip-Flop

| clk | J | K | Q_{n+1} | K-Map | | | |
|-----|---|---|-------------|-------|-----|-----|-------|
| 0 | X | X | Q_n | 0 | 00 | 01 | 11 10 |
| 1 | 0 | 0 | Q_n | 0 | | 1 1 | |
| 1 | 0 | 1 | 0 | 1 | 1 1 | | 1 |
| 1 | 1 | 0 | 1 | | | | |
| 1 | 1 | 1 | \bar{Q}_n | | | | |

$\therefore Q_{n+1} = \bar{Q}_n J + Q_n K$


Characteristics Table \rightarrow Excitation Table $Q_n \bar{Q}_n$

| Q_n | J | K | Q_{n+1} | Q_n | Q_{n+1} | J | K | |
|-------|---|---|-----------|-------|-----------|---|---|-----|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | X | Y |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | X | J-D |
| 0 | 1 | 0 | 1 | 1 | 0 | X | 1 | |
| 0 | 1 | 1 | 1 | 1 | 1 | X | 0 | |
| 1 | 0 | 0 | 1 | | | | | |
| 1 | 0 | 1 | 0 | | | | | |
| 1 | 1 | 0 | 1 | | | | | |
| 1 | 1 | 1 | 0 | | | | | |

(5) JK Master-Slave Flip-Flop.

⇒ A master-slave flip-flop is constructed from two separate flip-flops.

⇒ The JK master flip-flop is a type of flip-flop that can be used to eliminate the race-around condition.



⑥ D Flip-Flop

⇒ It is also called Data Input Flip-Flop.

Truth table for SR Flip-Flop.

| Clk | S | R | Q_{n+1} |
|-----|---|---|-----------|
| 0 | X | X | Q_n |
| 1 | 0 | 0 | Q_n |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | Invalid |

Characteristic table

| Q_n | D | Q_{n+1} |
|-------|---|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |




fig :- D - flip-flop

$D=0, S=0, R=1$

$D=1, S=1, R=0$

Excitation Table

| Q_n | Q_{n+1} | D |
|-------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |




fig :- Circuit Diagram

K-map for Q_{n+1}

| Q_n | 0 | 1 |
|-------|---|---|
| 0 | 0 | 1 |
| 1 | 1 | |

$$\therefore Q_{n+1} = Q_n + D$$

Truth Table for D flip-flop

| Clk | D | Q_{n+1} |
|-----|---|-----------|
| 0 | X | Q_n |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

$Q_n \quad D$




fig :- Circuit Diagram

⑦ T-Flip-Flop

⇒ Also called Toggle flip-flop

⇒ A T flip-flop is a digital circuit that can store one bit of data and toggle its state between 0 and 1 based on the application of toggling input.




fig:- Block Diagram

excitation Table

| Q_n | Q_{n+1} | T |
|-------|-----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Truth Table For T flip-flop

| clk | T | Q_{n+1} |
|-----|---|-------------|
| 0 | X | Q_n |
| 1 | 0 | Q_n |
| 1 | 1 | \bar{Q}_n |

k-Map for Q_{n+1}

| | | | |
|-------|---|---|---|
| Q_n | T | 0 | 1 |
| 0 | | 1 | 0 |
| 1 | | 0 | 1 |

Characteristic Table

| Q_n | T | Q_{n+1} |
|-------|---|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

$$\therefore Q_{n+1} = Q_n \oplus T$$

Q_n T




fig:- Circuit diagram.

⑧ Register

⇒ A register is a digital circuit that is used to store and transfer binary data. It is made up of a group of flip-flops that are interconnected to form a storage element.

9 Types of Register

a) Serial In / Parallel Serial Out. (SISO)

⇒ A SISO register has one data input and one data output. It stores one bit of data at a time and shifts it out serially.




fig:- 4 bit SISO Register Block Diagram.

Truth table

| Clk | D ₃ | D ₂ | D ₁ | D ₀ | Q ₃ | Q ₂ | Q ₁ | Q ₀ |
|-----------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Initially | | | | | 0 | 0 | 0 | 0 |
| 1 | | | | | 1 | 0 | 0 | 0 |
| 1 | | | | | 1 | 1 | 0 | 0 |
| 1 | | | | | 1 | 1 | 1 | 0 |
| 1 | | | | | 1 | 1 | 1 | 1 |

b) Serial In / Parallel Out. (SIPO)

⇒ A SIPO register has one data input and multiple data outputs. It stores one bit of data at a time and shifts it out serially to all the output lines in parallel.




fig:- 4 bit SIPO Register Block Diagram.

Truth Table


MAYUR

Date _____
Page _____

| clk | D ₃ | D ₂ | D ₁ | D ₀ | Q ₃ | Q ₂ | Q ₁ | Q ₀ |
|-----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ↓ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| * | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| •↓ | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| ■↓ | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |

(c) Parallel In / Serial Out (PISO)

⇒ A PISO register has multiple data inputs and one data output. It stores one bit of data at a time and shifts it out serially.



fig% Block Diagram


Truth Table

| clk | D ₃ | D ₂ | D ₁ | D ₀ | Q ₃ | Q ₂ | Q ₁ | Q ₀ |
|-----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| * | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| * | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| * | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| ↓ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

(d) Parallel In / Parallel Out (PIPO)

⇒ A PIPO register has multiple data input.

and multiple data output. PIPD registers are comm.-only used for data storage and transfer.



Truth Table


| clk | D ₃ | D ₂ | D ₁ | D ₀ | Q ₃ | Q ₂ | Q ₁ | Q ₀ |
|-----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |

Shift Left Register

→ In a shift left register, the bits stored in the register are shifted to the left.

→ Uses D flip-flop

→ 4 bit register uses 4 ff.



Initially $Q_3 Q_2 Q_1 Q_0 = 0000$ clk
Let $D_{in} = 1$

1 CP = $Q_3 Q_2 Q_1 Q_0 = 0001$

2 CP = $Q_3 Q_2 Q_1 Q_0 = 0011$

3 CP = $Q_3 Q_2 Q_1 Q_0 = 0111$

4 CP = $Q_3 Q_2 Q_1 Q_0 = 1111$


→ Stored word wouldn't change as long as $D_{in} = 1$

Shift Right Register

→ In a shift right register, the bits stored in the register are shifted to the right.

→ Uses D flip-flop.

→ 4 bit register uses 4 ff.



Initially $Q_3 Q_2 Q_1 Q_0 = 0000$ clk

1 CP = $Q_3 Q_2 Q_1 Q_0 = 1000$

2 CP = $Q_3 Q_2 Q_1 Q_0 = 1100$

3 CP = $Q_3 Q_2 Q_1 Q_0 = 1110$

4 CP = $Q_3 Q_2 Q_1 Q_0 = 1111$

→ as long as $D_{in} = 1$, Register will store same data

(11) Counter Definition

⇒ In a digital logic, a counter is a sequential circuit that counts in a predetermined sequence and generates an output signal based on that count. It is widely used in various applications, including digital clocks, frequency dividers, event counting and control systems.

(12) Difference between Synchronous and Ripple Counter

| Synchronous Counter | Ripple Counter |
|---|--|
| (1) There is no connection between output of the first flip-flop and clock of next flip-flop. | (1) Flip-Flop are connected in such a way that the output of first flip-flop drives the clock of next flip-flop. |
| (2) All flip flop are clocked simultaneously. | (2) Flip-flop are not clocked simultaneously. |
| (3) Large number of logic gates are required to design. | (3) Less number of Logic gates are required to design. |
| (4) These are faster than Ripple Counter. | (4) These are slower than Synchronous counter. |
| (5) High Cost | (5) Low cost. |
| (6) Speed is high | (6) Speed is slow. |

(13) 2 bit Synchronous up counter.

\Rightarrow J K flip-flop

Excitation table for JK flipflop

| On Q _{n+1} | J K |
|---------------------|-----|
| 0 0 | 0 X |
| 0 1 | 1 X |
| 1 0 | X 1 |
| 1 1 | X 0 |

k-map for J₂

$$\begin{matrix} Q_2 & Q_2 \\ 0 & 1 \end{matrix} \quad \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}$$

$$\begin{matrix} 0 & \bullet & X \\ 1 & 1 & X \end{matrix}$$

$$\therefore J_2 = 1$$


k-map for K₂

$$\begin{matrix} Q_2 & Q_2 \\ 0 & 1 \end{matrix} \quad \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}$$

$$\begin{matrix} 0 & X & 1 \\ 1 & X & 1 \end{matrix}$$


$$\therefore K_2 = 1$$

State Diagram



Circuit Excitation table

| Q ₁ | Q ₂ | Q ₁ | Q ₂ | J ₁ | K ₁ | J ₂ | K ₂ |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 1 | 0 | X | 1 | X |
| 0 | 1 | 1 | 0 | 1 | X | X | 1 |
| 1 | 0 | 1 | 1 | X | 0 | 1 | X |
| 1 | 1 | 0 | 0 | X | 1 | X | 1 |



log∗1

k-map for J₁

$$\begin{matrix} Q_2 & Q_2 \\ 0 & 1 \end{matrix} \quad \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}$$

$$\therefore J_1 = Q_2$$

k-map for K₁

$$\begin{matrix} Q_2 & Q_2 \\ 0 & 1 \end{matrix} \quad \begin{matrix} 0 & 1 \\ 0 & 1 \end{matrix}$$

$$\therefore K_1 = Q_2$$

(ii)

3 bit synchronous up Counter.

⇒ Excitation Table for T-flip-flop

| Q_n | $Q(n+1)$ | T |
|-------|----------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



K-map for T_A

| $Q_B Q_A$ | $Q_2 Q_1$ | $Q_1 Q_0$ | $Q_0 Q_2$ |
|-----------|-----------|-----------|-----------|
| 0 0 | 0 1 | 1 1 | 1 0 |
| 1 1 | 1 1 | 1 1 | 0 1 |

$$\therefore T_A = 1$$

$$\therefore T_B = Q_A$$

$$\therefore T_C = Q_B Q_A$$



| Q_T | Q_B | Q_A | Q_C^T | Q_B^T | Q_A^T | T_C | T_B | T_A |
|-------|-------|-------|---------|---------|---------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |

(15) 3 bit Synchronous up/down Counter.

| $\Rightarrow M$ | Q_0 | Q_1 | Q_2 | Q_A | Q_0^* | Q_1^* | Q_2^* | Q_A^* | T_C | T_B | T_A | $M=0 \rightarrow$ Up Counter |
|-----------------|-------|-------|-------|-------|---------|---------|---------|---------|-------|-------|-------|--------------------------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | $M=1 \rightarrow$ down counter |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | excitation table |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | of T-flipflop |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $Q_n Q_{(n+1)}$ |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | |

K-map for T_C

| M | Q_0 | Q_1 | Q_2 | QA |
|-----|-------|-------|-------|------|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 0 | 0 | 1 | 1 |
| 10 | 1 | 0 | 0 | 0 |
| 11 | 1 | 0 | 1 | 1 |

K-map for T_B

$$\therefore T_B = \overline{M} Q_A + M \overline{Q_A}$$


$$M \oplus Q_A$$

$$\therefore T_A = 1$$

$$T_C = M \overline{Q_B} Q_A + M Q_A \overline{Q_B}$$


(26) 3 bit Asynchronous Counter (Ripple Counter)

$\Rightarrow \log_2 c \uparrow$



Truth Table

| clk | Q _C | Q _B | Q _A | Decimal |
|-----------|----------------|----------------|----------------|---------|
| initially | 0 | 0 | 0 | 0 |
| ↓ | 0 | 0 | 1 | 1 |
| ↓ | 0 | 1 | 0 | 2 |
| ↓ | 0 | 1 | 1 | 3 |
| ↓ | 1 | 0 | 0 | 4 |
| ↓ | 1 | 0 | 1 | 5 |
| ↓ | 1 | 1 | 0 | 6 |
| ↓ | 1 | 1 | 1 | 7 |
| ↓ | 0 | 0 | 0 | 0 |



(17) MOD-7 Ripple Counter (Asynchronous Counter)


⇒ MOD-7 Ripple Counter

No. of clock = 7

$\overline{Q_A}$ $\overline{Q_B}$ $\overline{Q_C}$

Range of Counting = 0 - 6

No. of flip flop = 3



Logic Diagram

| clk | $\overline{Q_B}$ | $\overline{Q_A}$ | Q _A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|-----|------------------|------------------|----------------|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| 4 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| 5 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| 6 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 7 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |

Truth Table

| $\overline{Q_C}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
|------------------|---|---|---|---|---|---|---|---|---|---|---|
| $\overline{Q_B}$ | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| $\overline{Q_A}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| Q _C | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |


Timing Diagram

(18) MOD-7 Synchronous Counter.

 \Rightarrow MOD-7 counterCount. $N = 7$ Range of Counting = 0 to $N-1 = 0 \text{ to } 6$

No. of flipflop = 3

State Diagram



Excitation Table

| Output state transition | | | | | | flipflop inputs | | |
|--------------------------|-------------------------------|----------------|----------------|----------------|----------------|-----------------|----------------|----------------|
| Present state | | | Next state | | | T ₂ | T ₂ | T ₃ |
| S ₂ | S ₁ | S ₀ | S ₂ | S ₁ | S ₀ | | | |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| k-map for T ₂ | | | 1 | 0 | 0 | 1 | 0 | 1 |
| Q ₂ | Q ₁ Q ₀ | 00 01 11 10 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | X | 1 | 1 | 0 | 1 | 1 | 1 |
| 01 | | X 1 | 1 | 1 | 0 | 0 | 1 | 0 |


$$\therefore T_2 = Q_1 Q_0 + Q_2 + Q_1$$

$$T_0 = \overline{Q}_2 + \overline{Q}_2$$

K-map for T₁

| Q ₂ Q ₁ Q ₀ | | | |
|--|---|---|---|
| 00 01 11 10 | | | |
| 0 | 1 | 1 | 1 |
| 01 | X | X | 1 |

$$\therefore T_1 = Q_0 + Q_2 + Q_1$$

K-map for T₀

| Q ₂ Q ₁ Q ₀ | | | |
|--|---|---|-----|
| 00 01 11 10 | | | |
| 0 | 1 | 1 | 1 |
| 01 | 1 | 1 | X 0 |

(19) Basic Logic Gates AND, OR, NOT.

⇒ (a) AND Gates.


$$\Rightarrow Y = A \cdot B$$

$$2^2 = 4$$

Truth Table

| A | B | $Y = A \cdot B$ |
|---|---|-----------------|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Circuit Diagram



High(1) 5V

Low(0) 0V

(b) OR Gate


$$\Rightarrow Y = A + B$$

$$2^2 = 4$$

Truth Table

| A | B | $Y = A + B$ |
|---|---|-------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

Circuit Diagram



(c) NOT Gate

⇒ Converts high input(1) to low (0) and vice-versa.


$$Y = A'$$

Truth Table

$$2^1 = 2$$

| A | $Y = A'$ |
|---|----------|
| 0 | 1 |
| 1 | 0 |

Circuit Diagram



(20) Universal Logic gates NOR and NAND.


(a) NAND Gates. (NOT+AND)

$$\Rightarrow Y = \overline{A \cdot B}$$

Circuit Diagram

Truth Table

| A | B | $Y = A \cdot B$ | $Y = A = \overline{A \cdot B}$ |
|---|---|-----------------|--------------------------------|
| 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |



$$Y = A \cdot B$$


(b) NOR Gates. (NOT+OR)

$$\Rightarrow Y = \overline{A+B}$$

Truth Table

| A | B | $A+B$ | $\overline{A+B}$ |
|---|---|-------|------------------|
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 |

Circuit Diagram




$$Y = A + B$$

(21) Ex-OR and Ex-NOR Gates.

(a) Exclusive OR (X-OR) ($A \oplus B$)

Circuit Diagram



$$Y = A \oplus B$$

Truth Table

| A | B | $Y = A \oplus B$ |
|---|---|------------------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


If input same then

output is always 0.

otherwise 1.

(b) Exclusive ($\text{NOR} = \overline{X} - \text{NOR}$) $A \oplus B$

\Rightarrow Circuit Diagram




If input is same then
output is always 1
Otherwise 0.

Truth Table

| A | B | $Y = A \oplus B$ |
|---|---|------------------|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(22) Implement AND, OR and NOT gates using NAND gates.


(a) NAND Gates as NOT Gate



(b) NAND gates as AND.



(c) NAND gates as OR.




(22) Implement AND, OR, NOT using NOR.


a) NOT using NOR gates.



b) AND using NOR gates.



c) OR gates using NOR gates.



(24) Define Combinational Circuit. Write combination circuit design procedure. Design Half Adder and Full Adder with its truth table, logic diagram and Boolean expression.

⇒ A combinational circuit is a type of digital circuit where the output is only determined by the current input state..

⇒ Combinational circuit Design Procedure.

a) Define the input/output variables.

b) Create a truth table for the desired function.

c) Derive the simplified Boolean expression for the output.



d) Implement the simplified Boolean expression using logic gates.

→ Half Adder :- A half adder is a combinational circuit that can add two binary digits (bits) and produce the sum and carry output.

Truth Table

| Input (A) | Input (B) | Output | | Based on truth table |
|-----------|-----------|--------|-------|---------------------------|
| | | Sum | Carry | Boolean Expression |
| 0 | 0 | 0 | 0 | for Sum and Carry |
| 0 | 1 | 1 | 0 | are :- Sum = $A \oplus B$ |
| 1 | 0 | 1 | 0 | Carry = $A \cdot B$ |
| 1 | 1 | 0 | 1 | |


Logical Diagram



So, Half adder can be implemented using the following Boolean Expression :- Sum = $A \oplus B = A \text{ XOR } B$.

$$\text{Carry} = A \cdot B = A \text{ AND } B.$$

⇒ Full Adder :- A full adder is a combinational logic circuit that adds three inputs and two outputs. The first two inputs is A and B and another input is Cin (carryIn) and the two output is sum and carry out (C-out).




Expression

$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = C(A \oplus B) + AB$$

Truth Table.


| Inputs | | | Outputs | |
|--------|---|------|---------|-------|
| A | B | C-in | Sum | C-out |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



(25) Half Subtractor and Full Subtractor.

@ Half Subtractor

⇒ It is a combinational circuit used to subtract two bit binary no.

Block Diagram

Truth Table

| A | B | D | B' |
|---|---|---|----|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

K-map for D


| A | B | 0 | 1 |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |

$$\therefore D = A \oplus B$$

K-map for B'

| A | B | 0 | 1 |
|---|---|---|---|
| 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 |

$$\therefore B' = \overline{AB}$$



(b) Full Subtractor

→ It is a combinational circuit used to Subtract three bit binary no.





fig:- Block Diagram

Truth table

| A | n | C | D | B |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

K-map for D



K-map for B





fig:- Circuit Diagram

26) Define Encoder. Design 4x2 Encoder.

→ It is a combinational circuit that perform reverse operation of decoder.




fig:- Encoder.


→ only one input active at a time.

→ for any 2^n inputs there are 'n' output line.


Example.



Example.



→ Design 4x2 Encoder. Truth Table



$$\therefore \Sigma_0 = I_2 + I_3$$

$$\therefore \Sigma_1 = I_1 + I_3$$

| I_0 | I_1 | I_2 | I_3 | Σ_0 | Σ_1 |
|-------|-------|-------|-------|------------|------------|
| 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |




Fig:- Circuit Diagram

Q7 Design Decimal to BCD Encoder.




Fig:- Decimal to BCD Encoder.

| I_0 | I_1 | I_2 | I_3 | I_4 | I_5 | I_6 | I_7 | I_8 | I_9 | Σ_0 | Σ_1 | Σ_2 | Σ_3 |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|------------|------------|------------|------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| x | x | x | x | x | x | x | x | x | x | 1 | 0 | 1 | 0 |
| x | x | x | x | x | x | x | x | x | x | 1 | 1 | 0 | 1 |
| x | x | x | x | x | x | x | x | x | x | 1 | 1 | 0 | 0 |
| x | x | x | x | x | x | x | x | x | x | 1 | 1 | 0 | 1 |
| x | x | x | x | x | x | x | x | x | x | 1 | 1 | 1 | 0 |
| x | x | x | x | x | x | x | x | x | x | 1 | 1 | 1 | 1 |

(28) Octal to Binary Encoder.

| Octal | S_0 | $I_0 I_1 I_2 I_3 I_4 I_5 I_6 I_7$ | $S_0 S_1 S_2$ |
|-------|------------------------------------|-----------------------------------|---------------|
| 0 | Σ_1 | 1 0 0 0 0 0 0 0 | 0 0 0 |
| 1 | Σ_1 | 0 1 0 0 0 0 0 0 | 0 0 1 |
| 2 | Σ_2 | 0 0 1 0 0 0 0 0 | 0 1 0 |
| 3 | Σ_2 | 0 0 0 1 0 0 0 0 | 0 1 1 |
| 4 | $\Sigma_0 = I_4 + I_5 + I_6 + I_7$ | 0 0 0 0 1 0 0 0 | 1 0 0 |
| 5 | $\Sigma_1 = I_2 + I_3 + I_6 + I_7$ | 0 0 0 0 0 1 0 0 | 1 0 1 |
| 6 | $\Sigma_2 = I_1 + I_2 + I_5 + I_7$ | 0 0 0 0 0 0 1 0 | 1 1 0 |
| 7 | $\Sigma_0 + \Sigma_1 + \Sigma_2$ | 0 0 0 0 0 0 0 1 | 1 1 1 |

(29) Define Decoder. Design 2×4 Decoder.


\Rightarrow A decoder is a combinational circuit that detects the presence of particular input.

In Decoder, there

is 'n' no. of input lines and at most " 2^n " no. of output lines.




\Rightarrow Design 2×4 Decoder.



Truth Table


| I_0 | I_1 | $D_0 D_1 D_2 D_3$ |
|-------|-------|-------------------|
| 0 | 0 | 1 0 0 0 |
| 0 | 1 | 0 1 0 0 |
| 1 | 0 | 0 0 1 0 |
| 1 | 1 | 0 0 0 1 |



$$\therefore \overline{I_0} \overline{I_1}$$


$$\therefore I_0 I_1$$

k-map for D_2 k-map for D_3



$$\therefore I_0 I_1$$

$$\therefore I_0 \overline{I_1}$$

$I_0 \ I_1$ 

(20) Design BCD to Decimal Decoder.

\Rightarrow A decoder that takes a 4-bit BCD as input code and produces 10 outputs corresponding to decimal digit is called a BCD to Decimal Decoder.

| BCD | Y ₀ | Y ₁ | Decimal | Inputs | | Outputs | | | | | | | | | |
|------|----------------|----------------|---------|--------|---|---------|---|---|----------------|----------------|----------------|----------------|----------------|----------------|---|
| | | | | W | X | Y | Z | % | Y ₁ | Y ₂ | Y ₃ | Y ₄ | Y ₅ | Y ₆ | |
| 0000 | Y ₀ | Y ₁ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0001 | Y ₂ | Y ₃ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0010 | Y ₄ | Y ₅ | 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0011 | Y ₆ | Y ₇ | 3 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 0100 | Y ₈ | Y ₉ | 4 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0101 | | | 5 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0110 | | | 6 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0111 | | | 7 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1000 | | | 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1001 | | | 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Block Diagram

Logical Expression

$$Y_0 = \overline{w} \overline{x} \overline{y} \overline{z}$$

$$Y_1 = \overline{w} \overline{x} \overline{y} z$$

$$Y_2 = \overline{w} \overline{x} y \overline{z}$$

$$Y_3 = \overline{w} \overline{x} y z$$

$$Y_4 = \overline{w} x \overline{y} \overline{z}$$


$$Y_5 = \overline{w} x \overline{y} z$$

$$Y_6 = \overline{w} x y \overline{z}$$

$$Y_7 = \overline{w} \overline{x} y z$$

$$Y_8 = \overline{w} \overline{x} y \overline{z}$$

$$Y_9 = w \overline{x} \overline{y} z$$

Logical Diagram

(31) Define Priority Encoder. Design 4×2 priority encoder with block diagram, truth table, circuit diagram and mathematical expression.

⇒ A priority encoder is a digital circuit that encodes multiple binary inputs into a smaller number of output bits, where the output represents the highest priority input.

⇒ 4×2 priority encoder.





fig 9 - Priority Encoder

\Rightarrow Truth Table

| I_3 | I_2 | I_1 | I_0 | S_0 | S_1 |
|-------|--------------|--------------|--------------|-------|-------|
| 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | x | 0 | 1 |
| 0 | 1 | x | x | 1 | 0 |
| 1 | x | x | x | 1 | 1 |
| 0 | x | x | x | x | x |

 \Rightarrow Circuit Diagram

$$S_0 = I_2 + I_3$$

$$S_1 = I_2 I_1 + I_3$$

(Q2) What is race around condition? Explain how JK flip-flop is used to eliminate race around condition.

\Rightarrow Race-around condition is a problem that can occur in synchronous sequential digital circuits when the output of a flip-flop is used to control its input.


One way to eliminate the race around condition is by using a JK master flip-flop, which has two input (J and K) and two output (Q and \bar{Q}).

The JK flip-flop has a toggle function, meaning that it will change its output state whenever its inputs are different.

(33)

Multiplexer. Design 2×1 MUX.


- \Rightarrow Multiplexer is a combinational circuit that select the binary information from one input line and direct it to output line.
- $\therefore \Rightarrow$ It is a combinational circuit which has 2^n input line and an selection an output lines.



\Rightarrow Advantages of multiplexer are:


- (a) It reduce no. of wire.
- (b) It reduce no. of gate.
- (c) It reduce cost and circuit complexity.


\Rightarrow Design 2×1 multiplexer.



(34)

4×1 multiplexer.






$S_0 \ S_1$ 

(Q5) Design 8x1 multiplexer using 4x1 multiplexers.

Truth Table of 8x1 mux


| <u>S_2</u> | <u>S_1</u> | <u>S_0</u> | <u>Y</u> |
|-------------------------|-------------------------|-------------------------|-----------------------|
| 0 | 0 | 0 | I_0 |
| 0 | 0 | 1 | I_1 |
| 0 | 1 | 0 | I_2 |
| 0 | 1 | 1 | I_3 |
| 1 | 0 | 0 | I_4 |
| 1 | 0 | 1 | I_5 |
| 1 | 1 | 0 | I_6 |
| 1 | 1 | 1 | I_7 |



$$\begin{aligned} Y = & I_0 \bar{S}_2 \bar{S}_1 \bar{S}_0 + I_1 \bar{S}_2 \bar{S}_1 S_0 + I_2 \bar{S}_0 S_1 \bar{S}_0 + \\ & I_3 S_1 \bar{S}_1 S_0 + I_4 S_2 \bar{S}_1 \bar{S}_0 + I_5 S_2 \bar{S}_1 S_0 + \\ & I_6 S_2 S_1 \bar{S}_0 + I_7 S_2 S_1 S_0 \end{aligned}$$

Q3) Implement full adder using two 4x1 multiplexers.

| x | y | z | S | C |
|-----|-----|-----|-----|-----|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |



Block Diagram.

Q4) De-multiplexer. Design 1×2 De-multiplexer.




Fig 3 - De-multiplexer.

→ Design 1×2 De-mux.





Fig 4 - 1×2 De-mux

| Σ | S | Y_0 | Y_1 |
|----------|-----|-------|-------|
| 0 | X | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 2 | 1 | 0 | 1 |

$$\therefore Y_0 = \Sigma \bar{S} I$$


$$\therefore Y_1 = \Sigma S I$$

(37) Design 4×16 Decoder using 2×4 Decoders.



E-Enable.

(38) Design 4×16 Decoder using 3×8 Decoder.




(38) Define PLA with its block diagram. Realize BCD to gray code converter using PLA.

⇒ PLA stands for Programmable Logic Array, which is a type of digital circuit that can be programmed to implement any combinational logic function.

It consists of a programmable AND array, a programmable OR array, and a set of output gates.

| A | B | C | F_1 | F_2 | A \ BC | 00 01 12 10 |
|---|---|---|-------|-------|--------|-------------|
| 0 | 0 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 1 1 1 |
| 0 | 1 | 0 | 0 | 0 | | |
| 0 | 1 | 1 | 0 | 1 | | |
| 1 | 0 | 0 | 1 | 0 | A \ BC | 00 01 12 10 |
| 1 | 0 | 1 | 1 | 1 | 0 | |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 1 1 1 |
| 1 | 1 | 1 | 1 | 1 | | |

$F_2 = (A\bar{B}) + A\bar{C}$



(38) Define PLA with its block diagram. Realize BCD to gray code converter using PLA.

⇒ PLA stands for Programmable Logic Array, which is a type of digital circuit that can be programmed to implement any combinational logic function.


It consists of a programmable AND array, a programmable OR array, and a set of output gates.

| A | B | C | F ₁ | F ₂ | A \ BC | 00 | 01 | 11 | 10 |
|---|---|---|----------------|----------------|--------|----|----|----|----|
| 0 | 0 | 0 | 0 | 0 | 0 | | | | |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | | | | | |
| 0 | 1 | 1 | 0 | 1 | | | | | |
| 1 | 0 | 0 | 1 | 0 | A \ BC | 00 | 01 | 11 | 10 |
| 1 | 0 | 1 | 1 | 1 | 0 | | | 1 | |
| 1 | 1 | 0 | 0 | 0 | 1 | | 1 | 1 | |
| 1 | 1 | 1 | 1 | 1 | | | | | |

$$F_2 = (A \cdot C) + B \cdot C$$

$$F_1 = A \bar{B} + A C$$

$$F_2 = A \cdot C + B C$$



Block Diagram

\Rightarrow BCD to Gray Code using PLA.

| Input | Output |
|---------|---------|
| A B C D | w x y z |
| 0 0 0 0 | 0 0 0 0 |
| 0 0 0 1 | 0 0 0 1 |
| 0 0 1 0 | 0 0 1 1 |
| 0 0 1 1 | 0 1 1 0 |
| 0 1 0 0 | 1 1 1 0 |
| 0 1 0 1 | 0 1 1 1 |
| 0 1 1 0 | 0 1 0 1 |
| 0 1 1 1 | 0 1 0 0 |
| 1 0 0 0 | 1 1 0 0 |
| 1 0 0 1 | 1 1 0 1 |
| 1 0 1 0 | x x x x |
| 1 0 1 1 | x x x x |
| 1 1 0 0 | x x x x |
| 1 1 0 1 | x x x x |
| 1 1 1 0 | x x x x |
| 1 1 1 1 | x x x x |

$$W = \sum m(8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$x = \sum m(4, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$

$$y = \sum m(2, 3, 4, 5) + d(10, 11, 12, 13, 14, 15)$$

$$z = \sum m(1, 2, 3, 4, 5, 6, 9) + d(10, 11, 12, 13, 14, 15)$$

| AB | CD | 00 | 01 | 11 | 10 | AB | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|----|----|----|----|----|----|
| 00 | 00 | | | | | 00 | 00 | | | | |
| 00 | 01 | | | | | 01 | 01 | | | | |
| 00 | 11 | | | | | 01 | 11 | | | | |
| 00 | 10 | | | | | 11 | 00 | X | X | X | X |
| 01 | 00 | | | | | 11 | 01 | X | X | X | X |
| 01 | 01 | | | | | 11 | 11 | X | X | X | X |
| 01 | 11 | | | | | 11 | 10 | X | X | X | X |
| 01 | 10 | | | | | 10 | 00 | 1 | 1 | X | X |
| 11 | 00 | | | | | 10 | 01 | 1 | 1 | X | X |
| 11 | 01 | | | | | 10 | 11 | 1 | 1 | X | X |
| 11 | 11 | | | | | 10 | 10 | 1 | 1 | X | X |
| 11 | 10 | | | | | | | | | | |

$2^4=16$ (don't care)

6 to 15 $\rightarrow 10, 11, 12, 13, 14, 15$

$$W = A$$

$$X = A + B$$

BCD \rightarrow 0 to 9.


A B C D

| AB | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| 00 | 00 | | | 1 | 1 |
| 00 | 01 | | | 1 | 1 |
| 00 | 11 | | | 1 | 1 |

| AB | CD | 00 | 01 | 11 | 10 |
|----|----|----|----|----|----|
| 00 | 00 | 1 | 1 | 1 | 1 |
| 00 | 01 | 1 | 1 | 1 | 1 |
| 00 | 11 | 1 | 1 | 1 | 1 |

$$Y = BC + \bar{B}C$$


$$Z = \bar{D}D + C\bar{D}$$




39) Implement ~~$F = \Sigma(0, 1, 4, 5, 7)$~~ using.

- (a) multiplexer
- (b) Decoder
- (c) PLA

(a) Multiplexer.




(b) Decoder




(c) PLA $\Sigma(0, 1, 4, 5, 7)$

| Input | Output |
|-------|-----------------------------|
| A B C | $F = \Sigma(0, 1, 4, 5, 7)$ |
| 0 0 0 | 1 |
| 0 0 1 | 1 |
| 0 1 0 | 0 |
| 0 1 1 | 0 |
| 1 0 0 | 1 |
| 1 0 1 | 1 |
| 1 1 0 | 0 |
| 1 1 1 | 1 |



$$\Rightarrow B' + AC$$



(23) Define Decoder. Draw Logic diagram and truth table of 3 to 8 decoder.

⇒ A decoder is a digital circuit that converts a binary code into a specific output signal. It has one or more input lines and several output lines and is used in digital systems to decode address and command signals.

3 to 8 Decoder


→ It has 3 input and 8 output lines.

→ It is also called binary to octal decoder.

→ AND gate is used in this type of decoder.

Truth Table for 3 to 8 Decoder

| A | B | C | I ₇ | I ₆ | I ₅ | I ₄ | I ₃ | I ₂ | I ₁ | I ₀ |
|---|---|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



Basic Theorems

(1) Commutative Law

(i) $(A+B) = (B+A)$

(ii) $(A \cdot B) = (B \cdot A)$

(2) Associative Law

(i) $(A+B)+C = A + (B+C)$

(ii) $(A \cdot B) \cdot C = \cancel{A \cdot (B \cdot C)}$

(3) Distributive Law

(i) $A \cdot (B+C) = A \cdot B + A \cdot C$

(ii) $A + (B+C) = (A+B) \cdot (A+C)$

(4) Identity Law

(i) $A+0 = A$

(ii) $A \cdot 1 = A$

(5) Complement Law

(i) $A+A' = 1$

(ii) $A \cdot A' = 0$

De-Morgan's TheoremRules → (1) Statement(2) Graphical Symbol
(Figure)~~First~~ First Theorem :-

⇒ The De-Morgan's first theorem states that, "The complement of a sum equals to the product of the complements".

i.e. $(A+B)' = A' \cdot B'$

(3) Truth Table


(4) Conclusion.

Proof:

Graphical Symbol:


$(\overline{A+B}) \text{ or } (\overline{A+B})'$

$A' \cdot B'$



Truth table

| Input | | Output | |
|-------|---|--------|----------|
| A | B | $A+B$ | $(A+B)'$ |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 |



$$(A+B)' = A \cdot B$$

| Input | | Output | | | |
|-------|---|--------|------|-----------------|--|
| A | B | A' | B' | $(A' \cdot B')$ | |
| 0 | 0 | 1 | 1 | 1 | |
| 0 | 1 | 1 | 0 | 0 | |
| 1 | 0 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 0 | 0 | |

Conclusion

\Rightarrow Comparing the values of $(A+B)'$ and $A' \cdot B'$ from the truth table, both are equal.


Hence, proved.

Second Theorem:


Statement: It states that, "The complement of a product is equal to the sum of the complements."
 i.e. $(A \cdot B)' = A' + B'$

Proof Graphical Symbols

$$(A \cdot B)' \text{ or } \overline{A \cdot B}$$



$$A' + B'$$

Truth Table

| Input | | Output | | Input | | Output | |
|-------|---|-------------|------------------------|-------|------|-----------|----------------------|
| A | B | $A \cdot B$ | $\overline{A \cdot B}$ | A' | B' | $A' + B'$ | $\overline{A' + B'}$ |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |

Conclusion

Comparing the values of $(A \cdot B)'$ and $A' + B'$ from the truth table, both are equal. Hence, proved.

2. Error Detection Codes.

Binary information can be transmitted from one location to another by electric wires or other communication medium. Any external noise introduced into the physical communication medium may change some of the bits from 0 to 1 and vice versa.

The purpose of an error-detection code is to detect such bit-reversal errors. One of the most common ways to achieve error detection is by means of a parity bit. A parity bit is the extra bit included to make the total number of 1's in the resulting code word either even or odd. A message of 4-bits and a parity bit P are shown in the table below.

| odd parity Message | P |
|-----------------------|---|
| 0000 | 1 |
| 0001 | 0 |
| 0010 | 0 |
| 0011 | 1 |
| 0100 | 0 |
| 0101 | 1 |
| 0110 | 1 |
| 0111 | 0 |
| 1000 | 0 |

| even parity Message | P |
|------------------------|---|
| 0000 | 0 |
| 0001 | 1 |
| 0010 | 1 |
| 0010 | 0 |
| 0100 | 1 |
| 0101 | 0 |
| 0110 | 0 |
| 0111 | 1 |
| 1000 | 1 |

| | |
|------|---|
| 1001 | 1 |
| 1010 | 1 |
| 1010 | 0 |
| 1100 | 1 |
| 1101 | 0 |
| 1110 | 0 |
| 1111 | 1 |

| | |
|------|---|
| 1001 | 0 |
| 1010 | 0 |
| 1011 | 1 |
| 1100 | 0 |
| 1101 | 1 |
| 1110 | 1 |
| 1111 | 0 |

3. Gray Code. (Reflected code)

It is a binary coding scheme used to represent digits generated from a mechanical sensor that may be prone to error. Used in telegraphy in the 1800s, and also known as "reflected binary code". Gray code was patented by Bell labs researcher Frank Gray in 1947. In Gray Code, there is only one bit location different betn 2 successive values, which makes mechanical transitions from one digit to the next less error prone. The following chart shows normally binary representations from 0 to 15 and the corresponding Gray code.

| Decimal digit | Binary code | Gray code |
|---------------|-------------|-----------|
| 0 | 0 0 0 0 | 0 0 0 0 |
| 1 | 0 0 0 1 | 0 0 0 1 |
| 2 | 0 0 1 0 | 0 0 1 1 |
| 3 | 0 0 1 1 | 0 0 1 0 |
| 4 | 0 1 0 0 | 0 1 1 0 |
| 5 | 0 1 0 1 | 0 1 1 1 |
| 6 | 0 1 1 0 | 0 1 0 1 |
| 7 | 0 1 1 1 | 0 1 0 0 |
| 8 | 1 0 0 0 | 1 1 0 0 |
| 9 | 1 0 0 1 | 1 1 0 1 |

| Features | PLA | PAL |
|--------------------------------|--|--|
| Full Forms | PLA is an abbreviation for Programmable Logic Array. | DHCP is an abbreviation for Programmable Array Logic. |
| Cost | Its cost is high. | Its cost is low. |
| Speed | Its speed is low. | Its speed is high. |
| Usable | It is less usable. | It is more usable. |
| Availability | It is less available. | It is easier to produce and more easily. |
| Function Implementation | It has a limited amount of functions implemented. | It has a huge number of functions implemented. |
| Complexity | Its complexity is high than PAL. | Its complexity is less than PLA. |
| Design | It may be built utilizing a programmable set of AND gates and a fixed set of OR gates. | A programmable set of AND and OR gates may be utilized to build PAL. |
| Flexibility | It is more flexible as compared to PAL. | It is less flexible than PLA. |

| S.NO | PROM | EPROM |
|------|---|--|
| 1. | PROM is not reusable. | EPROM is reusable multiple times. |
| 2. | PROM is inexpensive. | EPROM is costlier than PROM. |
| 3. | Writing to PROMS is irreversible, which means its memory is permanent. | EPROM's processes can be reversed. |
| 4. | The storage endurance of PROM is high. | EPROM's storage endurance of PROM is less than PROM. |
| 5. | PROM is totally sheathed during a plastic cowL. | EPROM is boxed in during a rock crystal window so the ultraviolet radiation rays will transfer through it. |
| 6. | PROM is a type of <u>ROM</u> that is written only. | EPROM is a type of ROM that is read and written optically. |
| 7. | If there's a miscalculation or error or bug while writing on PROM, it becomes unusable. | If there's a miscalculation or error or bug while writing on EPROM, it will still be used once more. |
| 8. | PROM is the older version of EPROM. | EPROM is the modern version of PROM. |