

Exercise 1:

## ***Exercise 1: Four-bit universal shift register***

- Design and verify the four-bit universal shift register using Verilog HDL
  - ◆ structural (gate-level) modeling

Exercise 2:

## ***Exercise 2: BCD ripple counter (1/3)***

- Design and verify the two-decade BCD ripple counter using Verilog HDL
  - ◆ structural (gate-level) modeling


# 實驗內容

## 一、Exercise 1:

### **Exercise 1: Four-bit universal shift register**

■ Design and verify the four-bit universal shift register using Verilog HDL

◆ structural (gate-level) modeling




Verilog 程式碼見按照上圖連線即可，而上圖中有 4x1MUX 和 D flip flop 所以我們需要這兩個 submodule

```

1  `timescale 1ns / 1ps
2
3  module D_flip_flop (Q, D, Clock, Reset);
4      output Q;
5      input Clock, D, Reset;
6
7      wire n1,n2,n3,n4,n5,n6;
8      nand(n1, n3, Clock, Reset);
9      nand(n2, n1, Clock, n4);
10     nand(n3, n1, n4);
11     nand(n4, n2, D, Reset);
12     nand(n5, n1, n6);
13     nand(n6, n2, n5, Reset);
14     buf(Q, n5);
15 endmodule
16 module mux_4x1_beh(Y, I0, I1, I2, I3, Select);
17     output Y;
18     input I0, I1, I2, I3;
19     input [1: 0] Select;
20     wire s0_b,s1_b,n0,n1,n2,n3;
21     not (s0_b, Select[0]);
22     not (s1_b, Select[1]);
23     and(n0, I0, s1_b, s0_b);
24     and(n1, I1, Select[1], s0_b);
25     and(n2, I2, s1_b, Select[0]);
26     and(n3, I3, Select[1], Select[0]);
27     or(Y,n0,n1,n2,n3);
28 endmodule
29
30 module Shift_Register_4_beh (
31     output [3: 0] A_par, //Register output
32     input [3: 0] I_par, //Parallel input
33     input s1,s0, // Select inputs
34     MSB_in, LSB_in, // Serial inputs
35     CLK, Clear_b // Clock and Clear_b
36 );
37     wire y0,y1,y2,y3;
38     mux_4x1_beh MUX0(y0, A_par[0], A_par[1], LSB_in, I_par[0],{s1,s0});
39     mux_4x1_beh MUX1(y1, A_par[1], A_par[2], A_par[0], I_par[1],{s1,s0});
40     mux_4x1_beh MUX2(y2, A_par[2], A_par[3], A_par[1], I_par[2],{s1,s0});
41     mux_4x1_beh MUX3(y3, A_par[3], MSB_in, A_par[2], I_par[3],{s1,s0});
42
43     D_flip_flop DFF0(A_par[0], y0, CLK, Clear_b);
44     D_flip_flop DFF1(A_par[1], y1, CLK, Clear_b);
45     D_flip_flop DFF2(A_par[2], y2, CLK, Clear_b);
46     D_flip_flop DFF3(A_par[3], y3, CLK, Clear_b);
47 endmodule

```



結果如上圖

## 二、Exercise 2:

## Exercise 2: BCD ripple counter (1/3)


- Design and verify the two-decade BCD ripple counter using Verilog HDL
  - ◆ structural (gate-level) modeling

### Exercise 2: BCD ripple counter (2/3)

### BCD ripple counter

$A_3$	$J_3$	$A_2$	$A_1$	$J_1$	$A_0$
0	0	0	0	1	0
0	0	0	0	1	1
0	0	0	1	1	0
0	0	0	1	1	1
0	0	1	0	1	0
0	0	1	0	1	1
0	1	1	1	1	0
0	1	1	1	1	1
1	0	0	0	0	0
1	0	0	0	0	1
1	0	0	0	1	0

$J$	$K$	$Q(t + 1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$Q'(t)$



十進位計數器最重要的就是 truth table ,

知道 truth table 就能推得 Fig. 6. 10

把個位數的 A3 當成十位數 A0 的 Clock 就能產生 2 個 10 進位位元的輸出

# 實驗心得

1. Structural level modeling 中邏輯閘使用函數表示
2. Structural level modeling 可以很直觀的轉換成 Schematic
3. Structural level modeling 需要宣告邏輯閘之間的線路
4. 所有的 modeling 都需要注意該邏輯閘是否有交換律或結合律