黃啟桓

Exercise 1:

- Design and verify the 8-bit carry-look ahead adder composed of two 4-bit carry-look ahead adders (using Verilog Structural level modeling)
 - carry propagate: P_i = A_i⊕B_i, carry generate: G_i = A_iB_i
 - sum: $S_i = P_i \oplus C_i$, carry: $C_{i+1} = G_i + P_i C_i$
 - $C_1 = G_0 + P_0 C_0$
 - $C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$
 - $C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$
 - $C_4 = G_3 + P_3 C_3 = ...$

Exercise 2:


Design and verify the 2-digit decimal adder

實驗內容

- 一、Exercise 1:
- Design and verify the 8-bit carry-look ahead adder composed of two 4-bit carry-look ahead adders (using Verilog Structural level modeling)
 - carry propagate: $P_i = A_i \oplus B_i$, carry generate: $G_i = A_i B_i$
 - sum: $S_i = P_i \oplus C_i$, carry: $C_{i+1} = G_i + P_i C_i$
 - $\bullet \quad C_1 = G_0 + P_0 C_0$
 - $C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$
 - $C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$
 - $C_4 = G_3 + P_3 C_3 = ...$

```
1
          timescale Ins / Ips
2 🗇
          module Pi (output P, input A, B);
3 | O
          xor (P, A, B);
          endmodule
4 🖨
5 :
          module Gi (output G, input A, B);
6 🗇
7 o and (G, A, B);
8 🖨
          endmodule
9 ¦
10 ⊝
          module Ci (output C_1, input G, P,C);
11
            wire n1;
12 | 0
            and (n1, P, C);
13 | 0
            or (C_1,G,n1);
14 🖨
          endmodule
15
16 🖯
          module Si (output S, input P, C);
17 | 0
            xor (S, P, C);
          endmodule
18 🖨
19
          module carry_look_ahead_4_bit_adder ( output [3:0]S,output C4,input[3:0] A, B,input C0);
20 🗇
21
           wire [3:1]C; //Intermediate carries
            wire [3:0]P,G;
22
           Pi P_O (P[O],A[O],B[O]);
23
24 1
           Pi P_1 (P[1],A[1],B[1]);
25 ;
           Pi P_2 (P[2],A[2],B[2]);
26
           Pi P_3 (P[3],A[3],B[3]);
            Gi G_O (G[O],A[O],B[O]);
27 :
            Gi G_1 (G[1],A[1],B[1]);
28
            Gi G_2 (G[2],A[2],B[2]);
29
30
            Gi G_3 (G[3],A[3],B[3]);
31
             Ci C_O(C[1],G[0],P[0],CO);
          Si S_O(S[0],P[0],CO);
32 ;
33
             Ci C_1(C[2],G[1],P[1],C[1]);
34
            Si S_1(S[1],P[1],C[1]);
35 ;
            Ci C_2(C[3],G[2],P[2],C[2]);
            Si S_2(S[2],P[2],C[2]);
36
            Ci C_3(C4,G[3],P[3],C[3]);
37
             Si S_3(S[3],P[3],C[3]);
38
39 🗀
          endmodule
40 :
41 🗇
          module exercise_1 ( output [7:0]Sum, output C8, input [7:0]A, B, input C0);
42
              carry_look_ahead_4_bit_adder C_4_0 (Sum[3:0], C4, A[3:0], B[3:0], C0);
43
44
              carry_look_ahead_4_bit_adder C_4_1 (Sum[7:4], C8, A[7:4], B[7:4], C4);
45 🖨
          endmodule:
```

carry-look ahead adder 延遲比上禮拜的 full adder 少



127+129=256 =2^8 85+170=255 <2^8

二、Exercise 2:

Design and verify the 2-digit decimal adder

$$C = K + Z_8 Z_4 + Z_8 Z_2$$


$$C = 1 \Rightarrow +6$$

```
timescale Ins / Ips
           module half_adder (output S, C, input x, y);
      O xor (S, x, y);
      O and (C, x, y);
           endmodule
          module full_adder (output S, C, input x, y, z);
          wire S1, C1, C2;
          half_adder HA1 (S1, C1, x, y);
          half_adder HA2 (S, C2, S1, z);
      O or G1 (C, C2, C1);
11
12 🖨
          endmodule
13 :
          module ripple_carry_4_bit_adder ( output [3: 0] Sum, output C_out, input [3:0] A, B, input C_in);
          wire C1, C2, C3, K ,C ; // Intermediate carries
          wire [3:1]Z;
17
          full_adder FA10 (Sum[0], C1, A[0], B[0], C_in),
          FA11 (Z[1], C2, A[1], B[1], C1),
          FA12 (Z[2], C3, A[2], B[2], C2),
          FA13 (Z[3], K, A[3], B[3], C3);
21
          wire n1,n2,n3;
     ond (n1,Z[2],Z[3]);
     o and (n2,Z[1],Z[3]);
24
25
     O or (C_out,K,n1,n2);
26
          wire C4,C5,C6;
          full_adder FA21 (Sum[1], C4, C_out, Z[1],1'b0),
          FA22 (Sum[2], C5,C_out, Z[2], C4),
          FA23 (Sum[3], n3, 1'b0, Z[3], C5);
31
33
34 🖨
           module exercise_2 (output [7:0]Sum,output Cout, input [7:0]A,B, input Cin);
            ripple_carry_4_bit_adder R4_0 (Sum[3:0],C4,A[3:0],B[3:0],Cin);
            ripple_carry_4_bit_adder R4_1 (Sum[7:4],Cout,A[7:4],B[7:4],C4);
38
           endmodule
```

10 進位加法器進位需要+6,也就是+4+2,第2、3、4bit 再執行一次加法

$$32 + 41 = 073$$

 $25 + 57 = 082$
 $86 + 79 = 165$



實驗心得

- 1. Structural level modeling 中邏輯閘使用函數表示
- 2. Structural level modeling 可以很直觀的轉換成 Schematic
- 3. Structural level modeling 需要宣告邏輯閘之間的線路
- 4. 所有的 modeling 都需要注意該邏輯閘是否有交換律或結合律