

## Exercise 1:

- Design and verify the 8-bit carry-look ahead adder composed of two 4-bit carry-look ahead adders (using Verilog **Structural level modeling**)

- ◆ carry propagate:  $P_i = A_i \oplus B_i$ , carry generate:  $G_i = A_i B_i$
- ◆ sum:  $S_i = P_i \oplus C_i$ , carry:  $C_{i+1} = G_i + P_i C_i$
- ◆  $C_1 = G_0 + P_0 C_0$
- ◆  $C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$
- ◆  $C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$
- ◆  $C_4 = G_3 + P_3 C_3 = \dots$

## Exercise 2:

- Design and verify the 2-digit decimal adder
- 

## 實驗內容

## 一、Exercise 1:

- Design and verify the 8-bit carry-look ahead adder composed of two 4-bit carry-look ahead adders (using Verilog **Structural level modeling**)


- ◆ carry propagate:  $P_i = A_i \oplus B_i$ , carry generate:  $G_i = A_i B_i$
- ◆ sum:  $S_i = P_i \oplus C_i$ , carry:  $C_{i+1} = G_i + P_i C_i$
- ◆  $C_1 = G_0 + P_0 C_0$
- ◆  $C_2 = G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$
- ◆  $C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$
- ◆  $C_4 = G_3 + P_3 C_3 = \dots$

```

1 | ~timescale 1ns / 1ps
2 | module Pi (output P, input A, B);
3 |     xor (P, A, B);
4 | endmodule
5 |
6 | module Gi (output G, input A, B);
7 |     and (G, A, B);
8 | endmodule
9 |
10 | module Ci (output C_1, input G, P,C);
11 |     wire n1;
12 |     and (n1, P, C);
13 |     or (C_1,G,n1);
14 | endmodule
15 |
16 | module Si (output S, input P, C);
17 |     xor (S, P, C);
18 | endmodule
19 |
20 | module carry_look_ahed_4_bit_adder ( output [3:0]S,output C4,input[3:0] A, B,input C0);
21 |     wire [3:1]C; //Intermediate carries
22 |     wire [3:0]P,G;
23 |     Pi P_0 (P[0],A[0],B[0]);
24 |     Pi P_1 (P[1],A[1],B[1]);
25 |     Pi P_2 (P[2],A[2],B[2]);
26 |     Pi P_3 (P[3],A[3],B[3]);
27 |     Gi G_0 (G[0],A[0],B[0]);
28 |     Gi G_1 (G[1],A[1],B[1]);
29 |     Gi G_2 (G[2],A[2],B[2]);
30 |     Gi G_3 (G[3],A[3],B[3]);
31 |     Ci C_0(C[1],G[0],P[0],C0);
32 |     Si S_0(S[0],P[0],C0);
33 |     Ci C_1(C[2],G[1],P[1],C[1]);
34 |     Si S_1(S[1],P[1],C[1]);
35 |     Ci C_2(C[3],G[2],P[2],C[2]);
36 |     Si S_2(S[2],P[2],C[2]);
37 |     Ci C_3(C4,G[3],P[3],C[3]);
38 |     Si S_3(S[3],P[3],C[3]);
39 | endmodule
40 |
41 | module exercise_1 ( output [7:0]Sum, output C8, input [7:0]A, B, input C0);
42 |     wire C4;
43 |     carry_look_ahed_4_bit_adder C_4_0 (Sum[3:0], C4, A[3:0], B[3:0], C0);
44 |     carry_look_ahed_4_bit_adder C_4_1 (Sum[7:4], C8, A[7:4], B[7:4], C4);
45 | endmodule

```

carry-look ahead adder 延遲比上禮拜的 full adder 少



$$127+129=256 = 2^8$$

$$85+170=255 < 2^8$$

## 二、Exercise 2:

### ■ Design and verify the 2-digit decimal adder

$$C = K + Z_8 Z_4 + Z_8 Z_2$$

$$C = 1 \Rightarrow +6$$


```
1 timescale 1ns / 1ps
2 module half_adder (output S, C, input x, y);
3   xor (S, x, y);
4   and (C, x, y);
5 endmodule
6
7 module full_adder (output S, C, input x, y, z);
8   wire S1, C1, C2;
9   half_adder HA1 (S1, C1, x, y);
10  half_adder HA2 (S, C2, S1, z);
11  or G1 (C, C2, C1);
12 endmodule
13
14 module ripple_carry_4_bit_adder ( output [3:0] Sum, output C_out, input [3:0] A, B, input C_in);
15   wire C1, C2, C3, K, C ; // Intermediate carries
16   wire [3:1] Z;
17   full_adder FA10 (Sum[0], C1, A[0], B[0], C_in),
18   FA11 (Z[1], C2, A[1], B[1], C1),
19   FA12 (Z[2], C3, A[2], B[2], C2),
20   FA13 (Z[3], K, A[3], B[3], C3);
21
22   wire n1,n2,n3;
23   and (n1,Z[2],Z[3]);
24   and (n2,Z[1],Z[3]);
25   or (C_out,K,n1,n2);
26
27   wire C4,C5,C6;
28   full_adder FA21 (Sum[1], C4, C_out, Z[1],1'b0),
29   FA22 (Sum[2], C5,C_out, Z[2], C4),
30   FA23 (Sum[3], n3, 1'b0, Z[3], C5);
31
32 endmodule
33
34 module exercise_2 (output [7:0]Sum,output Cout, input [7:0]A,B, input Cin);
35   wire C4;
36   ripple_carry_4_bit_adder R4_0 (Sum[3:0],C4,A[3:0],B[3:0],Cin);
37   ripple_carry_4_bit_adder R4_1 (Sum[7:4],Cout,A[7:4],B[7:4],C4);
38
39 endmodule
```

10 進位加法器進位需要+6，也就是+4+2，第2、3、4bit再執行一次加法

$$32 + 41 = 073$$

$$25 + 57 = 082$$

$$86 + 79 = 165$$



# 實驗心得

1. Structural level modeling 中邏輯閘使用函數表示
2. Structural level modeling 可以很直觀的轉換成 Schematic
3. Structural level modeling 需要宣告邏輯閘之間的線路
4. 所有的 modeling 都需要注意該邏輯閘是否有交換律或結合律