實驗主題(Lab15)

B083022053

黃啟桓

Exercise 1:

Exercise 1: Four-bit universal shift register

- Design and verify the four-bit universal shift register using Verilog HDL
 - structural (gate-level) modeling

Exercise 2:

Exercise 2: BCD ripple counter (1/3)


- Design and verify the two-decade BCD ripple counter using Verilog HDL
 - structural (gate-level) modeling

實驗內容

一、 Exercise 1:


Exercise 1: Four-bit universal shift register

- Design and verify the four-bit universal shift register using Verilog HDL
 - structural (gate-level) modeling



Verilog 程式碼見按照上圖連線即可,而上圖中有 4x1MUX 和 D flip flop 所以我們需要這兩個 submodule


```
"timescale Ins / Ips
 1
 2
 4
          output Q;
          input Clock, D, Reset;
 5
 б
 7
          wire n1,n2,n3,n4,n5,n6;
          nand(n1, n3, Clock, Reset);
 8
9
          mand(n2, n1, Clock, n4);
          mand(n3, n1, n4);
10
11
          nand(n4, n2, D, Reset);
12
          mand(n5, n1, n6);
13
          nand(n6, n2, n5, Reset);
          buf(Q, n5);
14
15 🖨 endmodule
16 
module mux_4x1_beh(Y, IO, I1, I2, I3, Select);
17
          output Y;
          input IO, I1, I2, I3;
18
19
          imput [1: 0] Select;
20
          wire s0_b,s1_b,n0,n1,n2,n3;
21
          not (s0_b, Select[0]);
          not (s1_b, Select[1]);
22
23
          and(n0, I0, s1_b, s0_b);
          and(m1, I1, Select[1], sO_b);
24
25
          and(n2, I2, s1_b, Select[0]);
26
          and(n3, I3, Select[1], Select[0]);
27
          or(Y,n0,n1,n2,n3);
28 @ endmodule
29
30 🖨 module Shift_Register_4_beh (
      output [3: 0] A_par, //Register output
31
32
      input [3: 0] I_par, //Parallel input
33
      input s1,s0, // Select inputs
      MSB_in, LSB_in, // Serial inputs
34
35
      CLK, Clear_b // Clock and Clear_b
36
      );
37
          wire y0,y1,y2,y3;
          mux_4x1_beh MUXO(y0, A_par[0], A_par[1], LSB_in, I_par[0], {s1,s0});
38
39
          mux_4x1_beh MUX1(y1, A_par[1], A_par[2], A_par[0], I_par[1],{s1,s0});
40
          mux_4x1_beh MUX2(y2, A_par[2], A_par[3], A_par[1], I_par[2],{s1,s0});
41
          mux_4x1_beh MUX3(y3, A_par[3], MSB_in, A_par[2], I_par[3],{s1,s0});
42
          D_flip_flop DFFO(A_par[0], y0, CLK, Clear_b);
43
          D_flip_flop DFF1(A_par[1], y1, CLK, Clear_b);
44
45
          D_flip_flop DFF2(A_par[2], y2, CLK, Clear_b);
46
          D_flip_flop DFF3(A_par[3], y3, CLK, Clear_b);
47 🖨 endmodule
```



結果如上圖

Exercise 2: BCD ripple counter (1/3)

- Design and verify the two-decade BCD ripple counter using Verilog HDL
 - structural (gate-level) modeling



十進位計數器最重要的就是 truth table,


知道 truth table 就能推得 Fig. 6. 10

按照 Fig. 6. 10 連線就是 1 個 10 進位位元的輸出

把個位數的 A3 當成十位數 A0 的 Clock 就能產生 2 個 10 進位位元的

輸出

```
module JK_ff (Q, clock, J, K, Reset);
 4
               output Q;
               input J, K, clock, Reset;
 5
 б
               reg Q;
 7
               wire Q_, K_, D_in, n1, n2,n3,n4;
 8
9
               reg Q;
      0
10 :
               not (Q_{-}, \sim Q);
11 🗇
      0
               always @ (posedge clock, negedge Reset)
      0
12 🖨
               if (Reset == 0) Q <= 1'b0;
      0
               else Q <= J&~Q|~K&Q;
13 🖨
           endmodule:
14 🗀
15
           module BCD_ripple_counter (output [3:0]A,input clock, logic);
16 🖯
               JK_ff JKO(A[0], ~clock, logic, logic, logic);
17
18
               JK_ff JK1(A[1], ~A[0], ~A[3], logic, logic);
               JK_ff JK2(A[2], ~A[1], logic, logic, logic);
19
               JK_ff JK3(A[3], ~A[0], A[1]&A[2], logic, logic);
20
           endmodule:
21 🗀
22
23 🖨
           module BCD_ripple_counter_2_decade (output [7:0]A,input clock, logic);
24
               BCD_ripple_counter DO(A[3:0], clock, ~logic);
25
               BCD_ripple_counter D1(A[7:4], A[3], ~logic);
26 🖨
           endmodule
```



實驗心得

- 1. Structural level modeling 中邏輯閘使用函數表示
- 2. Structural level modeling 可以很直觀的轉換成 Schematic
- 3. Structural level modeling 需要宣告邏輯閘之間的線路
- 4. 所有的 modeling 都需要注意該邏輯閘是否有交換律或結合律