
黃啟桓

Exercise 1:

### Exercise 1: D Latch

- Design and verify the D latch using Verilog HDL
  - Structural level (Gate-level) modeling



#### Exercise 2:

### Exercise 2: Master-slave D Flip-Flop

- Design and verify the positive-edge-triggered master-slave D flip-flop using Verilog HDL
  - Structural level (Gate-level) modeling





Fig. Positive-edge-triggered master-slave D flip-flop

### Exercise 3:

# Exercise 3: D flip-flop with asynchronous reset

■ Design and verify the *D* flip-flop with asynchronous reset shown in Fig. 5.14 using Verilog HDL (Gate-level modeling)




## 實驗內容

#### 一、 Exercise 1:

## Exercise 1: D Latch


- Design and verify the D latch using Verilog HDL
  - Structural level (Gate-level) modeling



### 基本上就照著圖片邏輯閘擺放

En D	Next state of Q
0 X	No change
1 0	Q = 0; reset state
1 1	Q = 1; set state

```
1
           *timescale Ins / Ips
 2
 3
 4 🖯
           module D_latch (Q, Q_, D, En);
 5
               output Q, Q_;
               input D, En;
 6
 7
               wire D_,n1,n2,n3,n4;
 8
 9
      0
10
               not(D_{-},D);
      0
11
               mand(n1, En, D);
               nand(n2, En, D_);
12
      0
13
               mand(n3, n1, n4);
14
               mand(n4, n3, n2);
15
16
      0
               buf(Q, n3);
17
               buf(Q_, n4);
           endmodule
18 🖨
```



初始的Q和Q'電壓未知是正常的,當En=1時,D將會賦值給Q

### Exercise 2: Master-slave D Flip-Flop

- Design and verify the positive-edge-triggered master-slave D flip-flop using Verilog HDL
  - Structural level (Gate-level) modeling





Fig. Positive-edge-triggered master-slave D flip-flop


```
第一個 D latch 是在 Clk
                                       module D_latch (Q, D, En);
                              3 ⊟
                                          output Q;
                              4
為負時,D 賦值給Y。
                              5
                                          input D, En;
第二個 D latch 是在 Clk
                              7
                                          wire D_,n1,n2,n3,n4;
為正時,Y賦值給Q。
                              8
                              9
                                   0
                                          not(D_{-},D);
                             10
                                   0
                                          nand(n1, En, D);
總結來說,僅在 Clk 正緣
                                   0
                             11
                                          nand(n2, En, D_);
時,D 賦值給Q。
                             12
                                          mand(n3, n1, n4);
                             13
                                          mand(n4, n3, n2);
                             14
                             15
                                          buf(Q, n3);
                             16 🖨
                                       endmodule
Clk
        D
                             17
                                       module Master_slave_D_Flip_Flop (Q, D, Clk);
                             18 ⊖
                                          output Q;
                             19
                                          input D, Clk;
                             20
         0
                             21
         1
                     0
                             22
                                          wire Clk_,Y;
                             23
                                   0
                                          not(Clk_, Clk);
                             24
                             25
                                          D_latch A1(Y, D, Clk_);
                                          D_latch A2(Q, Y, Clk);
                             26
                             27
                             28 🖨
                                       endmodule:
```



如圖所示,僅在 Clk 正緣時,D 賦值給 Q。


### Exercise 3: D flip-flop with asynchronous reset

■ Design and verify the *D* flip-flop with asynchronous reset shown in Fig. 5.14 using Verilog HDL (Gate-level modeling)



- 當 Reset=0, n6 必為 1, n5 必= not (n1)
- 當 Reset=0, n1 必為 1, n5 必= not (n1) = 0
- 當 Reset=1,僅在 Clk 正緣時,D 賦值給 Q

```
timescale Ins / Ips
 1
 2
 3 ⊟
           module D_flip_flop_with_as_r(Q, Q_, Clock, D, Reset);
 4
               output Q, Q_;
               input Clock, D, Reset;
               wire n1,n2,n3,n4,n5,n6;
 б
 7
8
               nand(n1, n3, Clock, Reset);
9
               nand(n2, n1, Clock, n4);
10
               mand(n3, n1, n4);
               nand(n4, n2, D, Reset);
11
12
               mand(n5, n1, n6);
13
               nand(n6, n2, n5, Reset);
14
      0
               buf(Q, n5);
15
16
               buf(Q_, n6);
           endmodule
17
```



如圖所示,當R=O時,Q必為O,僅在當R=O、Clk正緣時,D賦值給Q。

```
`timescale 1ns / 1ps
module testbench();
wire Q, Q_;
reg D, Clock, Reset;
D_flip_flop_with_as_re M0 (.Q(Q), .Q_(Q_), .D(D), .Clock(Clock), .Reset(Reset));
    initial
        #100
    $finish;
    initial
        begin
        Clock = 0;
        forever #5
            Clock = ~Clock;
        end
    initial
    fork
        D = 1;
        Reset = 1;
        #20 D = 0;
        #40 D = 1;
        #50 D = 0;
        #60 D = 1;
        #70 D = 0;
        #90 D = 1;
        #42 Reset = 0;
        #72 Reset = 1;
    join
endmodule
```

Testbench 中,所有的 initial 均會同時開始 forever=每 X 單位時間,重複執行到分號 fork-join 中,使用的是絕對時間。

# 實驗心得

- 1. Structural level modeling 中邏輯閘使用函數表示
- 2. Structural level modeling 可以很直觀的轉換成 Schematic
- 3. Structural level modeling 需要宣告邏輯閘之間的線路
- 4. 所有的 modeling 都需要注意該邏輯閘是否有交換律或結合律