黃啟桓

Exercise 1:

Nine's Complement Converter

Digits		Nine's Complements	
Decimal	al BCD Decimal	Decimal	BCD
	$x_3x_2x_1x_0$		$y_3 y_2 y_1 y_0$
0	0 0 0 0	9	1 0 0 1
1	0 0 0 1	8	1 0 0 0
2	0 0 1 0	7	0 1 1 1
3	0 0 1 1	6	0 1 1 0
4	0 1 0 0	5	0 1 0 1
5	0 1 0 1	4	0 1 0 0
6	0 1 1 0	3	0 0 1 1
7	0 1 1 1	2	0 0 1 0
8	1 0 0 0	1	0 0 0 1
9	1 0 0 1	0	0 0 0 0

Design the nine's complement converter using Karnaugh maps and don't-care conditions, draw the logic diagram of the nine's complement converter and verify the circuit (using Verilog Structural level modeling)

Exercise 2:

- - Implement F with AND-OR gates (denoted as F1)
 - Implement F with multi-level NAND gate circuit (denoted as F2)
 - Implement F with multi-level NOR gate circuit (denoted as F3)
 - Verify F1 = F2 = F3 (using Verilog Structural level modeling)

Exercise 3:

- Simplify the following Boolean function using Karnaugh maps: $F(x,y,z) = \Sigma (1,2,3,4,5,7)$
- Find the simplest sum of products (F4) and draw its logic diagram (two-level implementation)
 - Implement F4 with two-level NAND gate circuit (denoted as F5)
 - F6 = (F4')', implement F6 with two-level OR-NAND (OAI) circuit
 - Verify F4 = F5 = F6 (using Verilog Structural level modeling)

Exercise 4:

- Simplify the following Boolean function using Karnaugh maps: $F(x,y,z) = \Sigma (1,2,3,4,5,7)$
- Find the simplest product of sums (F7) and draw its logic diagram (two-level implementation)
 - Implement F7 with two-level NOR gate circuit (denoted as F8)
 - Implement F7 with two-level AND-NOR (AOI) circuit (denoted as F9)
 - Verify F7 = F8 = F9 (using Verilog Structural level modeling)


實驗內容

一、Exercise 1:


Nine's Complement Converter

Digits		Nine's Complements	
Decimal	BCD	Decimal	BCD
	$x_3x_2x_1x_0$		$y_3 y_2 y_1 y_0$
0	0 0 0 0	9	1 0 0 1
1	0 0 0 1	8	1 0 0 0
2	0 0 1 0	7	0 1 1 1
3	0 0 1 1	6	0 1 1 0
4	0 1 0 0	5	0 1 0 1
5	0 1 0 1	4	0 1 0 0
6	0 1 1 0	3	0 0 1 1
7	0 1 1 1	2	0 0 1 0
8	1 0 0 0	1	0 0 0 1
9	1 0 0 1	0	0 0 0 0

Design the nine's complement converter using Karnaugh maps and don't-care conditions, draw the logic diagram of the nine's complement converter and verify the circuit (using Verilog Structural level modeling)



因為不可能輸入 m_{12} ~ m_{16} ,所以 m_{12} ~ m_{16} 為 don't care 項,don't care 項可以視為 0 亦可視為 1。




電壓圖完全符合 BCD 碼 9 補數(上到下: 輸入:x0,x1,x2,x3 輸出:y3,y2,y1,y0)

二、Exercise 2:

- F = (AB' + A'B)(C + D')
 - Implement F with AND-OR gates (denoted as F1)
 - Implement F with multi-level NAND gate circuit (denoted as F2)
 - Implement F with multi-level NOR gate circuit (denoted as F3)
 - Verify F1 = F2 = F3 (using Verilog Structural level modeling)

```
timescale Ins / Ips
                                            1
              程式如右:
                                            2
                                            3 ⊖
                                                     module exercise_2(F1,F2,F3,A,B,C,D);
                                            4
                                                         output F1,F2,F3;
                                            5
                                                         input A,B,C,D;
                                                         wire not_A,not_B,not_C,not_D;
(1)
                                            б
                                            7
                                                         wire n1,n2,n3,n4,n5,n6,n7,n8,n9,n1
F=(AB'+A'B)(C+D')
                                            8
=AB'C+AB'D'+A'BC+A'BD'
                                                 0
                                            9
                                                         not(not_A,A);
=F1
                                                 0
                                           10
                                                         not(not_B,B);
                                                 \circ
                                                         not(not_C,C);
                                           11
                                                 0
                                           12
                                                         not(not_D,D);
                                           13
                                                 0
                                           14
                                                         and(n1,A,not_B,C);
(2)
                                                 0
                                           15
                                                         and(n2,A,not_B,not_D);
                                                 0
                                           16
                                                         and(n3,not_A,B,C);
 F1=AB'C+AB'D'+A'BC+A'BD'
                                                 0
                                           17
                                                         and(n4,not_A,B,not_D);
= (AB'C)"+(AB'D')"+(A'BC)"+(A'BD')"
                                           18
                                                         or(F1,n1,n2,n3,n4);
=(AB'C)'(AB'D')'(A'BC)'(A'BD')')'
                                           19
=F2
                                                 0
                                           20
                                                         nand(n5,A,not_B,C);
                                                 0
                                           21
                                                         nand(n6,A,not_B,not_D);
                                                 \circ
                                           22
                                                         nand(n7,not_A,B,C);
                                                 0
                                           23
                                                         nand(n8,not_A,B,not_D);
                                                 0
                                                         nand(F2,n5,n6,n7,n8);
                                           24
(3)
                                           25
                                           26
                                                         nor(n9,not_A,B,not_C);
 F1=AB'C+AB'D'+A'BC+A'BD'
                                                 0
                                                         nor(n10,not_A,B,D);
                                           27
=(AB'C)"+(AB'D')"+(A'BC)"+(A'BD')"
                                                 0
                                                         nor(n11,A,not_B,not_C);
=((A'+B+C')' + (A'+B+D)' + (A+B'+C')
                                                 0
                                                         nor(n12,A,not_B,D);
                                                 0
+ (A+B'D)')'
                                           30
                                                         nor(n13,n9,n10,n11,n12);
                                           31
                                                         not(F3,n13);
=F4
                                           32
                                           33
                                           34 🖨
                                                     endmodule:
```




由電壓圖 F1=F2=F3 (上到下: 輸入:A,B,C,D 輸出:F1,F2,F3)

三、Exercise 3:

- Simplify the following Boolean function using Karnaugh maps: $F(x,y,z) = \Sigma (1,2,3,4,5,7)$
- Find the simplest sum of products (F4) and draw its logic diagram (two-level implementation)
 - Implement F4 with two-level NAND gate circuit (denoted as F5)
 - F6 = (F4')', implement F6 with two-level OR-NAND (OAI) circuit

É

Verify F4 = F5 = F6 (using Verilog Structural level modeling)



程式碼如右:

(1)


The simplest sum of products 選越多相 鄰越好

$$F4 = x'y+xy'+z$$

(3) 2 種方法

(b) 已知(AB)' = (A'+B'): 所以由 F5 可以得: ((x'y)'(xy')'(z)')' = ((x+y')(x'+y)(z)')' =F6


```
timescale Ins / Ips
    module exercise_3(F4,F5,F6,x,y,z);
        output F4,F5,F6;
        input x,y,z;
        wire not_x,not_y,not_z,n1,n2,n3,n4
0
        not(not_x,x);
0
        not(not_y,y);
        not(not_z,z);
0
        and(n1,not_x,y);
        and(n2,x,not_y);
        or(F4,n1,n2,z);
0
        nand(n3,not_x,y);
0
        nand(n4,x,not_y);
0
        nand(F5,n3,n4,not_z);
0
        or(n5,x,y,z);
0
        or(n6,not_x,not_y,z);
0
        nand(n7,n5,n6);
        not(F6,n7);
    endmodule
```



由電壓圖 F4=F5=F6(上到下: 輸入:x,y,z 輸出:F4,F5,F6)

四、Exercise 4:

- Simplify the following Boolean function using Karnaugh maps: $F(x,y,z) = \Sigma (1,2,3,4,5,7)$
- Find the simplest product of sums (F7) and draw its logic diagram (two-level implementation)
 - Implement F7 with two-level NOR gate circuit (denoted as F8)
 - Implement F7 with two-level AND-NOR (AOI) circuit (denoted as F9)
 - Verify F7 = F8 = F9 (using Verilog Structural level modeling)



程式碼如右:

(1) F7 ' =
$$(x'y'z'+xyz')$$

F7 = $(x'y'z'+xyz')'$ = $(x+y+z)(x'+y'+z)$


(2) F7=
$$(x+y+z)(x'+y'+z)$$

= $((x+y+z)' + (x'+y'+z)')'$
=F8

(3) 2 種方法

```
(b) 已知 (A+B)' = (A'B'):
所以由 F8 可以得:
((x+y+z)' + (x'+y'+z)')'
= ((x'y'z') + (xyz'))'
=F9
```

```
fitimescale Ins / Ips
    module exercise_4(F7,F8,F9,x,y,z);
        output F7,F8,F9;
        input x,y,z;
        wire not_x,not_y,not_z,n1,n2,n3,n4,
        not(not_x,x);
0
0
        not(not_y,y);
0
        not(not_z,z);
0
        or(n1,x,y,z);
0
        or(n2,not_x,not_y,z);
        and(F7,n1,n2);
0
        nor(n3,x,y,z);
0
        nor(n4,not_x,not_y,z);
0
        nor(F8,n3,n4);
0
        and(n5,not_x,y);
0
        and(n6,x,not_y);
0
        nor(n7,n5,n6,z);
        not(F9,n7);
    endmodule
```



由電壓圖 F7=F8=F9(上到下: 輸入:x,y,z 輸出:F7,F8,F9)

實驗心得

- 1. Structural level modeling 中邏輯閘使用函數表示
- 2. Structural level modeling 可以很直觀的轉換成 Schematic
- 3. Structural level modeling 需要宣告邏輯閘之間的線路
- 4. 所有的 modeling 都需要注意該邏輯閘是否有交換律或結合律
- 5. Exercise 1 的 don't care conditions 很好用可以簡化電路
- 6. Exercise 2、3、4 電路的轉換用 Schematic 畫出來後比較簡單。 例如:exercise2:AND-OR gate 轉成 multi-level NAND gate、multi-level NOR gate.....。