
黃啟桓

Exercise 1:

Exercise 1: Analysis of Sequential Circuit (D-FF) (1/2)


- Simulate the sequential circuit shown in Fig. 5.17
 - Drive the input equation and state equation of the sequential circuit shown in Fig. 5.17(a)
 - Drive the state table and the state diagram of the sequential circuit shown in Fig. 5.17(a)
 - Write the Verilog HDL description of the state diagram (i.e., Behavioral model)
 - Write the Verilog HDL description of the logic circuit diagram (i.e., Structural model)
 - Write a Verilog HDL stimulus with a sequence of inputs: 00, 01, 11, 10. Verify that the response is the same for both descriptions (first reset A to 0).



Exercise 2:

Exercise 2: Analysis of Sequential Circuit (JK-FF) (1/2)

- Simulate the sequential circuit shown in Fig. 5.18
 - Drive the input equation and state equation of the sequential circuit shown in Fig. 5.18
 - Drive the state table and the state diagram of the sequential circuit shown in Fig. 5.18
 - Write the Verilog HDL description of the state diagram (i.e., Behavioral model)
 - Write the Verilog HDL description of the logic circuit diagram (i.e., Structural model)
 - Write a Verilog HDL stimulus with a sequence of inputs: 0, 1, 0, 0.
 Verify that the response is the same for both descriptions (first reset A and B to 0)



實驗內容

一、 Exercise 1:


 Drive the input equation and state equation of the sequential circuit shown in Fig. 5.17(a)

%input equation: DA=A \oplus x \oplus y


xstate equation: $A(t+1)=A(t)\oplus x\oplus y$

 Drive the state table and the state diagram of the sequential circuit shown in Fig. 5.17(a)

Present State	Inp	Next State	
А	Х	у	А
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1




 Write the Verilog HDL description of the state diagram (i.e., Behavioral model)



Parameter S0 = 1'b0 預設 S0 為 1'b0。


always @(posedge clk,negedge rst): 當達成 clk 正緣或 rst 負緣時執行 always 的 block。

If - else 一般會執行到分號(;) 也就是一行程式碼,若程式碼比較長 則需要加 begin - end 或 case - endcase , 前者類似於{} ,後者類 似於 switch - case (一對多 多工器)




實驗結果如上 clk 正緣時,A才改變

 Write the Verilog HDL description of the logic circuit diagram (i.e., Structural model)



D_flip_flop = D flip-flop 的 block

引入變數 rst 也是單純為了設定初值



實驗結果如上 clk 正緣時,A才改變


 Write a Verilog HDL stimulus with a sequence of inputs: 00, 01, 11, 10. Verify that the response is the same for both descriptions (first reset A to 0).

Reset A to 0 -> 在 D flip flop 加入 reset 控制 A

只要控制 testbench 的 4、5 行就能選擇只輸出 behavior model 或是 structural model 的結果

```
    module testbench();

wire A1,A2;
reg clock, x, y, rst;
4. exercise_1a M1 (A1, clock, x, y, rst);
5. exercise_1b M2 (A2, clock, x, y, rst);
6.
        initial
7.
        #50 $finish;
        initial begin
8.
9.
             rst = 0;
10.
         #10 \text{ rst} = 1;
11.
        end
        initial begin
12.
            clock = 0;
13.
            forever #5
14.
15.
                clock = ~clock;
16.
        end
17.
        initial begin
18.
             x <= 1'b0;y <= 1'b0;
19.
         #20 x <= 1'b0;y <= 1'b1;
20.
         #10 x <= 1'b1;y <= 1'b1;
21.
         #10 x <= 1'b1;y <= 1'b0;
22.
         end
23. endmodule
```



二、Exercise 2:


 Drive the input equation and state equation of the sequential circuit shown in Fig. 5.18

%input equation: D=JQ'+K'Q

% state equation: Q(t+1)=JQ(t)'+K'Q(t)

 Drive the state table and the state diagram of the sequential circuit shown in Fig. 5.18

Present State		Input	Next State	
А	В	Х	А	В
0	0	0	0	1
0	0	1	0	0
0	1	0	1	1
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1



 Write the Verilog HDL description of the state diagram (i.e., Behavioral model)

```
× Untitled 4
                x testbench.v
exercise 2a.v
C:/Users/ncpc/project_2/project_2.srcs/sources_1/new/exercise_2a.v


| → | X | □ | □ | X | // | □ | Ω |

           timescale Ins / Ips
2
          module exercise_2a (A, B, x, clock,rst);
               output A, B;
               input x, clock, rst;
7
              reg [1: 0] state;
               parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11
10
11 🖨 🔾
              always @ (posedge clock, negedge rst)
12 🖨 🔾
              if(rst == 0) state = 2'b00;
              else
13
14 ⊝ ○
              case (state)
                  SO: if (x) state <= SO; else state <= S1;
                  S1: if (x) state <= S2; else state <= S3;
17
                  S2: if (x) state <= S2; else state <= S3;
18
                  S3: if (x) state <= S3; else state <= S0;
19 🖒
               endcase
               assign A = state[1]; // Output of flip-flops
               assign B = state[0]; // Output of flip-flops
          endmodule
22 🖨
```

Parameter S0 = 2'b00 預設 S0 為 2'b00。


always @(posedge clk,negedge rst): 當達成 clk 正緣或 rst 負緣時執行 always 的 block。

If - else 一般會執行到分號(;) 也就是一行程式碼,若程式碼比較長 則需要加 begin - end 或 case - endcase , 前者類似於{} ,後者類 似於 switch - case (一對多 多工器)



實驗結果如上 clk 正緣時,A才改變

 Write the Verilog HDL description of the logic circuit diagram (i.e., Structural model)



JK ff 為 JK flip flop block




實驗結果如上 clk 正緣時,A才改變

Write a Verilog HDL stimulus with a sequence of inputs: 0, 1, 0, 0.
 Verify that the response is the same for both descriptions (first reset A and B to 0)

Reset A and B to 0 -> 在 JK flip flop 加入 reset 控制 A B 只要控制 testbench 的 4、5 行就能選擇只輸出 behavior model 或是 structural model 的結果

```
    module testbench();

wire A1,A2;
3. reg clock, x, rst;
4. exercise_2a M1 (A1, B1, x, clock, rst);
5. exercise_2b M2 (A2, B2, x, clock, rst); initial
6.
        #50 $finish;
7.
       initial begin
             rst = 0;
8.
         #10 \text{ rst} = 1;
9.
10.
       end
11.
       initial begin
12.
            clock = 0;
13.
            forever #5
14.
                clock = ~clock;
15.
       end
16.
       initial begin
17.
             x <= 1'b0; y <= 1'b0;
18.
         #20 x <= 1'b0;y <= 1'b1;
19.
         #10 x <= 1'b1;y <= 1'b1;
20.
         #10 x <= 1'b1;y <= 1'b0;
21.
         end
22.endmodule
```



實驗心得

- 1. Structural level modeling 中邏輯閘使用函數表示
- 2. Structural level modeling 可以很直觀的轉換成 Schematic
- 3. Structural level modeling 需要宣告邏輯閘之間的線路
- 4. 所有的 modeling 都需要注意該邏輯閘是否有交換律或結合律