黃啟桓

Exercise 1:

# Exercise 1: 3-to-8 Decoder (1/2)

Design and verify a 3-to-8 decoder composed of two 2-to-4 decoders

	A	B	$D_0$	$D_1$	$D_2$	$D_3$
	0 0 1 1	0 1 0 1	<b>E</b> 0 0 0	0 <b>E</b> 0	0 0 <b>E</b> 0	0 0 0 <b>E</b>
	1	1	U	U	U	E
E	A	B	$D_0$	$D_1$	$D_2$	$D_3$

#### Exercise 2:

# Exercise 2: 8-to-1 Multiplexer (1/2)

- Design and verify the 8-to-1 multiplexer composed of a 3×8 decoder and three-state gates using Verilog HDL
  - Structural level (Gate-level) modeling

#### Exercise 3:

## Exercise 3: Boolean Function Implementation (1/2)

- Design and verify the 8-to-1 multiplexer using Verilog HDL
  - Behavioral level modeling
- Implement and verify the following Boolean function of 4 input variable using 8-to-1 MUX
  - $F(A, B, C, D) = \Sigma(1, 2, 5, 8, 9, 10, 12, 13)$

### 實驗內容

#### 一、 Exercise 1:

# Exercise 1: 3-to-8 Decoder (1/2)

### Design and verify a 3-to-8 decoder composed of two 2-to-4 decoders

```
3x8 decoder 用 2 個 2x4
```

```
decorder 接
```

```
2x4 decorder =
```

 $\Sigma$  (1,2,3,4)

```
*timescale Ins / Ips
module decoder_2x4_gates (D, A, B, enable);
    output [3: 0] D;
    input A, B;
    input enable;
    wire A_not, B_not, enable_not;
    not (A_not, A);
    not (B_not, B);
    not (enable_not, enable);
    and (D[O], A_not, B_not, enable);
    and (D[1], A_not, B, enable);
    and (D[2], A, B_not, enable);
    and (D[3], A, B, enable);
endmodule
module exercise_1 (D, x, y, z);
    output [7: 0] D;
    input x, y, z;
    decoder_2x4_gates D03(D[3:0],y, z, ~x);
    decoder_2x4_gates D47(D[7:4],y, z, x);
endmodule
```




## Exercise 2: 8-to-1 Multiplexer (1/2)

- Design and verify the 8-to-1 multiplexer composed of a 3×8 decoder and three-state gates using Verilog HDL
  - Structural level (Gate-level) modeling

```
*timescale Ins / Ips
           module decoder_2x4_gates (D, A, B, enable);
 3
               output [3: 0] D;
 4
               input A, B;
 5
               input enable;
 б
               wire A_not, B_not, enable_not;
 7
               not (A_not, A);
               not (B_not, B);
               not (enable_not, enable);
10
               and (D[O], A_not, B_not, enable);
      0
11
               and (D[1], A_not, B, enable);
      0
12
               and (D[2], A, B_not, enable);
13
               and (D[3], A, B, enable);
14 🖨
           endmodule:
15
           module decoder_3x8_df (D, x, y, z);
16 🖨
           butput [7:0] D;
17
18
           input x, y, z;
19
           decoder_2x4_gates D03(D[3:0],z, y, \simx);
20
           decoder_2x4_gates D47(D[7:4],z, y, x);
           endmodule
21 🖨
22
           module exercise_2 (Y,IO, I1, I2, I3, I4, I5, I6, I7, SO, S1, enable);
23 🖨
24
           butput Y;
           input IO, I1, I2, I3, I4, I5, I6, I7, SO, S1, enable;
25
26
           tri Y;
           wire [7: 0]D;
27
28
           decoder_3x8_df D03(D[7:0],S0, S1, enable);
29
           bufif1(Y, IO, D[O]);
30
           bufif1(Y, I1, D[1]);
31
           bufif1(Y, I2, D[2]);
32
           bufif1(Y, I3, D[3]);
33
           bufif1(Y, I4, D[4]);
34
           bufif1(Y, I5, D[5]);
35
           bufif1(Y, I6, D[6]);
36
           bufif1(Y, I7, D[7]);
           endmodule
37 🖨
38
```

8bit MUX 拆成 3x8 decoder + three-state gates , 3x8 decoder 拆成 2 個 2x4 decoder

 $2x4 \ decorder = \sum (1,2,3,4)$ 




Y=10 > 11 > 12 > 13 > 14 > 15 > 16 > 17

### Exercise 3: Boolean Function Implementation (1/2)

- Design and verify the 8-to-1 multiplexer using Verilog HDL
  - · Behavioral level modeling
- Implement and verify the following Boolean function of 4 input variable using 8-to-1 MUX
  - $F(A, B, C, D) = \Sigma(1, 2, 5, 8, 9, 10, 12, 13)$

A	В	C	$\bigcirc D$	F		_
0	0	0	0 1	0 1	F = D	
0	0 0	1 1	0 1	1 0	F = D'	$8 \times 1 \text{ MUX}$ $S_0$
0	1 1	0	0 1	0 1	F = D	$\begin{bmatrix} B \\ A \end{bmatrix} \longrightarrow \begin{bmatrix} S_1 \\ S_2 \end{bmatrix}$
0	1 1	1 1	0 1	0 0	F = 0	D —— 0
1 1	0 0	0	0 1	1 1	F = 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
1	0 0	1 1	0 1	1 0	F = D'	$ \begin{array}{cccc} 0 & & & & & \\ 1 & & & & & \\ D' & & & & & \\ \end{array} $
1	1 1	0	0 1	1 1	F = 1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
1 1	1 1	1 1	0 1	0 0	F = 0	



### 實驗心得

- 1. Structural level modeling 中邏輯閘使用函數表示
- 2. Structural level modeling 可以很直觀的轉換成 Schematic
- 3. Structural level modeling 需要宣告邏輯閘之間的線路
- 4. 所有的 modeling 都需要注意該邏輯閘是否有交換律或結合律